Approach to the study

AN2842

6/22

Doc ID 15110 Rev 1

Figure 5.

Details of current imbalance during turn-on due to external parasitic

inductances

If we analyze a topology with two devices connected in a parallel configuration, where the

current imbalance is due only to the external parasitic inductances, the typical waveforms

are shown in the

Figure 5.