Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

UPD70F3003A Datasheet(PDF) 10 Page - NEC

Part # UPD70F3003A
Description  V853TM 32-/16-BIT SINGLE-CHIP MICROCONTROLLER
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD70F3003A Datasheet(HTML) 10 Page - NEC

Back Button UPD70F3003A Datasheet HTML 6Page - NEC UPD70F3003A Datasheet HTML 7Page - NEC UPD70F3003A Datasheet HTML 8Page - NEC UPD70F3003A Datasheet HTML 9Page - NEC UPD70F3003A Datasheet HTML 10Page - NEC UPD70F3003A Datasheet HTML 11Page - NEC UPD70F3003A Datasheet HTML 12Page - NEC UPD70F3003A Datasheet HTML 13Page - NEC UPD70F3003A Datasheet HTML 14Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 44 page
background image
µPD70F3003A, 70F3025A
10
Data Sheet U13189EJ3V0DS00
(2/2)
Pin Name
I/O
Function
Shared with:
SCK0
I/O
Serial clock I/O of CSI0-CSI3 (3 wire)
P24
SCK1
P27
SCK2
P17/INTP123
SCK3
P37/INTP133
TXD0
Output
Serial transmit data output of UART0-UART1
P22/SO0
TXD1
P25/SO1
RXD0
Input
Serial receive data input of UART0-UART1
P23/SI0
RXD1
P26/SI1
PWM0
Output
Pulse signal output of PWM
P20
PWM1
P21
AD0-AD7
I/O
16-bit multiplexed address/data bus when external memory is connected
P40-P47
AD8-AD15
P50-P57
A16-A19
Output
High-order address bus when external memory is connected
P60-P63
LBEN
Output
Low-order byte enable signal output of external data bus
P90
UBEN
High-order byte enable signal output of external data bus
P91
R/W
Output
External read/write status output
P92
DSTB
External data strobe signal output
P93
ASTB
External address strobe signal output
P94
HLDAK
Output
Bus hold acknowledge output
P95
HLDRQ
Input
Bus hold request input
P96
ANI0-ANI7
Input
Analog input to A/D converter
P70-P77
ANO0, ANO1
Output
Analog output of D/A converter
—
NMI
Input
Non-maskable interrupt request input
—
CLKOUT
Output
System clock output
—
CKSEL
Input
Input specifying operation mode of clock generator
CVDD
WAIT
Input
Control signal input inserting wait state in bus cycle
—
MODE
Input
Operation mode specification
—
RESET
Input
System reset input
—
X1
Input
System clock resonator connection. Input external clock to X1 to
—
X2
—
supply external clock.
—
ADTRG
Input
A/D converter external trigger input
P07/INTP113
AVREF1
Input
Reference voltage input for A/D converter
—
AVREF2
Input
Reference voltage input for D/A converter
—
AVREF3
—
AVDD
—
Positive power supply for A/D converter
—
AVSS
—
Ground potential for A/D converter
—
CVDD
—
Positive power supply for internal clock generator
CKSEL
CVSS
—
Ground potential for internal clock generator
—
VDD
—
Positive power supply
—
VSS
—
Ground potential
—
VPP
—
High voltage application pin when program is written/verified
—



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com