UPD750064CU datasheet(28/82 Pages) NEC

28 / 82 page

µPD750064, 750066, 750068, 750064(A), 750066(A), 750068(A)

Data Sheet U10165EJ2V0DS00

6.6 Watch Timer

The

µPD750068 has one channel of watch timer. The watch timer has the following functions.

(a) Sets the test flag (IRQW) with 0.5 sec interval. The standby mode can be released by the IRQW.

(b) 0.5 sec interval can be created by both the main system clock (4.194304 MHz) and subsystem clock (32.768

kHz).

fast feed mode.

(d) Outputs the frequencies (2.048, 4.096, 32.768 kHz) to the P23/BUZ pin, usable for buzzer and trimming

of system clock frequencies.

(e) Clears the frequency divider to make the clock start with zero seconds.

(f)

Uses the clock of 0.5 sec as the clock source of the timer/event counter to continue the standby mode until

the longest time 9 hours (by using timer 0, 1) to be in the lowest consumption mode.

Figure 6-5. Watch Timer Block Diagram

From

clock

generator

Selector

128

(32.768 kHz)

fXT

(32.768 kHz)

Divider

4 kHz 2 kHz

Clear

Selector

(256 Hz : 3.91 ms)

214

Selector

2 Hz

0.5 sec

IRQW

set signal

INTW

Output buffer

PMGB bit 2

PORT2.3

WM7

WM5

WM4

WM3

WM2

WM1

WM0

P23

output latch

Port 2 input/

output mode

Internal bus

Bit test instruction

P23/BUZ

Remark The values enclosed in parentheses are applied when fX = 4.194304 MHz and fXT = 32.768 kHz.

UPD750064CU Datasheet(PDF) 28 Page - NEC

UPD750064CU Datasheet(HTML) 28 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL