Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MAX127ACAI Datasheet(PDF) 6 Page - Maxim Integrated Products

Part # MAX127ACAI
Description  Multirange, 5V, 12-Bit DAS with 2-Wire Serial Interface
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX127ACAI Datasheet(HTML) 6 Page - Maxim Integrated Products

Back Button MAX127ACAI Datasheet HTML 2Page - Maxim Integrated Products MAX127ACAI Datasheet HTML 3Page - Maxim Integrated Products MAX127ACAI Datasheet HTML 4Page - Maxim Integrated Products MAX127ACAI Datasheet HTML 5Page - Maxim Integrated Products MAX127ACAI Datasheet HTML 6Page - Maxim Integrated Products MAX127ACAI Datasheet HTML 7Page - Maxim Integrated Products MAX127ACAI Datasheet HTML 8Page - Maxim Integrated Products MAX127ACAI Datasheet HTML 9Page - Maxim Integrated Products MAX127ACAI Datasheet HTML 10Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
Multirange, +5V, 12-Bit DAS with
2-Wire Serial Interface
6
_______________________________________________________________________________________
TIMING CHARACTERISTICS (continued)
(VDD = +4.75V to +5.25V; unipolar/bipolar range; external reference mode, VREF = 4.096V; 4.7µF at REF pin; TA = TMIN to TMAX;
unless otherwise noted. Typical values are at TA = +25°C.)
Note 1:
Accuracy specifications tested at VDD = 5.0V. Performance at power-supply tolerance limits is guaranteed by Power-
Supply Rejection test.
Note 2:
External reference: VREF = 4.096V, offset error nulled, ideal last-code transition = FS - 3/2LSB.
Note 3:
Ground “on” channel, sine wave applied to all “off” channels.
Note 4:
Guaranteed by design. Not tested.
Note 5:
Use static external load during conversion for specified accuracy.
Note 6:
Tested using internal reference.
Note 7:
PSRR measured at full scale. Tested for the ±10V (MAX127) and ±4.096V (MAX128) input ranges.
Note 8:
Not subject to production testing. Provided for design guidance only.
PARAMETERS
SYMBOL
MIN
TYP
MAX
UNITS
CONDITIONS
Low Period of the SCL Clock
tLOW
4.7
µs
High Period of the SCL Clock
tHIGH
4.0
µs
Setup Time for a Repeated
START Condition
tSU, STA
4.7
µs
Data Hold Time
tHD, DAT
0
0.9
µs
Data Setup Time
tSU, DAT
250
ns
Rise Time for Both SDA and SCL
Signals (Receiving)
tR
1000
ns
Fall Time for Both SDA and SCL
Signals (Receiving)
tF
300
ns
Fall Time for Both SDA and SCL
Signals (Transmitting)
tF
Cb = total capacitance of one bus line in pF,
up to 6mA sink
20 +
250
0.1 x Cb
ns
Setup Time for STOP Condition
tSU, STO
4.0
µs
Capacitive Load for Each
Bus Line
Cb
400
pF
Pulse Width of Spike Suppressed
tSP
0
50
ns
Hold Time (Repeated) START
Condition
tHD,STA
4.0
µs
Bus Free Time Between a STOP
and START Condition
tBUF
4.7
µs
SCL Clock Frequency
fSCL
100
kHz
2-WIRE STANDARD MODE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com