ADuC7122BBCZ datasheet(21/96 Pages) AD

21 / 96 page

Data Sheet

ADuC7122

More information relative to the programmer’s model and the

ARM7TDMI core architecture can be found in the following

materials from ARM:

•

DDI 0029G, ARM7TDMI Technical Reference Manual

•

DDI 0100, ARM Architecture Reference Manual

34B

INTERRUPT LATENCY

The worst-case latency for a fast interrupt request (FIQ)

consists of the following:

•

The longest time the request can take to pass through the

synchronizer

•

The time for the longest instruction to complete (the

longest instruction is an LDM) that loads all the registers

including the PC

•

The time for the data abort entry

•

The time for FIQ entry

At the end of this time, the ARM7TDMI executes the instruc-

tion at 0x1C (FIQ interrupt vector address). The maximum

total time is 50 processor cycles, which is just under 1.2 µs in a

system using a continuous 41.78 MHz processor clock.

The maximum interrupt request (IRQ) latency calculation is

similar but must allow for the fact that FIQ has higher priority

and can delay entry into the IRQ handling routine for an

arbitrary length of time. This time can be reduced to 42 cycles if

the LDM command is not used. Some compilers have an option

to compile without using this command. Another option is to run

the part in thumb mode where the time is reduced to 22 cycles.

The minimum latency for FIQ or IRQ interrupts is a total of

five cycles, which consist of the shortest time the request can

take through the synchronizer, plus the time to enter the

exception mode.

Note that the ARM7TDMI always runs in ARM (32-bit) mode

when in privileged mode, for example, when executing

interrupt service routines.

Rev. A | Page 21 of 96

ADuC7122BBCZ Datasheet(PDF) 21 Page - Analog Devices

ADuC7122BBCZ Datasheet(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL