BCM4354 datasheet(60/192 Pages) CYPRESS

60 / 192 page

I2S Interface

BCM4354 Data Sheet

BROADCOM CONFIDENTIAL

Broadcom®

October 15, 2014 • 4354-DS109-R

Page 59

I2S Timing

Note: Timing values specified in Table 16 are relative to high and low threshold levels.

Table 16: Timing for I2S Transmitters and Receivers

Transmitter

Receiver

Notes

Lower LImit

Upper Limit

Lower Limit

Upper Limit

Min.

Max.

Min.

Max.

Min.

Max.

Min.

Max.

Clock Period T

Ttr

––

–

–––

a. The system clock period T must be greater than Ttr and Tr because both the transmitter and receiver have to be

able to handle the data transfer rate.

Master Mode: Clock generated by transmitter or receiver

HIGH tHC

0.35Ttr

–

0.35Ttr

–––

b. At all data rates in master mode, the transmitter or receiver generates a clock signal with a fixed mark/space

ratio. For this reason, tHC and tLC are specified with respect to T.

LOWtLC

0.35Ttr

–

0.35Ttr

–––

Slave Mode: Clock accepted by transmitter or receiver

HIGH tHC

–0.35Ttr

–––

0.35Ttr

––

c. In slave mode, the transmitter and receiver need a clock signal with minimum HIGH and LOW periods so that

they can detect the signal. So long as the minimum periods are greater than 0.35Tr, any clock that meets the

requirements can be used.

LOW tLC

–0.35Ttr

–––

0.35Ttr

––

Rise time tRC

–

0.15Ttr

–––––

d. Because the delay (tdtr) and the maximum transmitter speed (defined by Ttr) are related, a fast transmitter driven

by a slow clock edge can result in tdtr not exceeding tRC which means thtr becomes zero or negative. Therefore,

the transmitter has to guarantee that thtr is greater than or equal to zero, so long as the clock rise-time tRC is not

more than tRCmax, where tRCmax is not less than 0.15Ttr.

Transmitter

Delay tdtr

––

–

0.8T

––––

e. To allow data to be clocked out on a falling edge, the delay is specified with respect to the rising edge of the

clock signal and T, always giving the receiver sufficient setup time.

Hold time thtr

0–

––––––

Receiver

Setup time tsr

––

–––

0.2Tr

––

f. The data setup and hold time must not be less than the specified receiver setup and hold time.

Hold time thr

––

–––0––

Note: The time periods specified in Figure 19 and Figure 20 are defined by the transmitter speed. The

receiver specifications must match transmitter performance.

BCM4354 Datasheet(PDF) 60 Page - Cypress Semiconductor

BCM4354 Datasheet(HTML) 60 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL