| Electronic Components Datasheet Search |
|
DS90C124IVS/NOPB Datasheet(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DS90C124IVS/NOPB Datasheet(HTML) 7 Page - Texas Instruments |
|
7 / 31 page ![]() TCLK ODD DIN EVEN DIN Signal Pattern Device Pin Name DS90C124, DS90C241 www.ti.com SNLS209L – NOVEMBER 2005 – REVISED APRIL 2013 Deserializer Switching Characteristics Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter Conditions Pin/Freq. Min Typ Max Units tRCP Receiver out Clock Period tRCP = tTCP (1) RCLK 28.6 200 ns tRDC RCLK Duty Cycle RCLK 45 50 55 % tCLH LVCMOS Low-to-High CL = 8 pF ROUT [23:0], 2.5 3.5 ns Transition Time (lumped load) LOCK, RCLK (Figure 11)(1) tCHL LVCMOS High-to-Low 2.5 3.5 ns Transition Time tROS ROUT (7:0) Setup Data to RCLK (Figure 15) ROUT [7:0] (0.40)* (29/56)*tR ns (Group 1) tRCP CP tROH ROUT (7:0) Hold Data to RCLK (0.40)* (27/56)*tR ns (Group 1) tRCP CP tROS ROUT (15:8) Setup Data to RCLK (Figure 15) ROUT [15:8], (0.40)* 0.5*tRCP ns (Group 2) LOCK tRCP tROH ROUT (15:8) Hold Data to RCLK (0.40)* 0.5*tRCP ns (Group 2) tRCP tROS ROUT (23:16) Setup Data to (Figure 15) ROUT [23:16] (0.40)* (27/56)*tR ns RCLK (Group 3) tRCP CP tROH ROUT (23:16) Hold Data to RCLK (0.40)* (29/56)*tR ns (Group 3) tRCP CP tHZR HIGH to TRI-STATE Delay (Figure 13) ROUT [23:0], 3 10 ns RCLK, LOCK tLZR LOW to TRI-STATE Delay 3 10 ns tZHR TRI-STATE to HIGH Delay 3 10 ns tZLR TRI-STATE to LOW Delay 3 10 ns tDD Deserializer Delay (Figure 12) RCLK [4+(3/56)] [4+(3/56)] ns T +5.9 T +14 tDRDL Deserializer PLL Lock Time from (Figure 14) (2) (1) 5 MHz 5 50 ms Powerdown 35 MHz 5 50 ms RxIN_TOL Receiver INput TOLerance Left, (Figure 16)(3) (1) (4) 5 MHz–35 MHz 0.25 UI _L RxIN_TOL Receiver INput TOLerance Right, (Figure 16)(3) (1) (4) 5 MHz–35 MHz 0.25 UI _R (1) Specification is ensured by characterization and is not tested in production. (2) The Deserializer PLL lock time (tDRDL) may vary depending on input data patterns and the number of transitions within the pattern. (3) RxIN_TOL is a measure of how much phase noise (jitter) the deserializer can tolerate in the incoming data stream before bit errors occur. It is a measurement in reference with the ideal bit position, please see AN-1217 (SNLA053) for detail. (4) UI – Unit Interval, equivalent to one ideal serialized data bit width. The UI scales with frequency. AC TIMING DIAGRAMS AND TEST CIRCUITS Figure 1. Serializer Input Checkerboard Pattern Copyright © 2005–2013, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Links: DS90C124 DS90C241 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |