100 PA

100 PA

TO SDO PIN

20 pF

LMP7312

SNOSB32B – MARCH 2010 – REVISED MARCH 2013

www.ti.com

Electrical Characteristics (Serial Interface)

(1)

Symbol

Parameter

Conditions

Units

VIL

Input Logic Low Threshold

0.8

V

VIH

Input Logic High Threshold (SDO pin)

2

V

VOL

Output logic Low Threshold (SDO pin)

0.2

V

0.4

VOH

Output logic High Threshold

V

High Period, SCK

(4)

100

ns

Low Period, SCK

(4)

100

ns

Set Up Time, CS to SCK

(4)

50

ns

Set Up Time, SDI to SCK

(4)

30

ns

Hold Time, SCK to SDI

(4)

10

ns

Prop. Delay, SCK to SDO

(4)

60

ns

Hold Time, SCK Transition to CS Rising

(4)

50

ns

Edge

CS Inactive

(4)

100

ns

Hold Time, SCK Transition to CS Falling

(4)

10

ns

Edge

Signal Rise and Fall Times

(4)

1.5

5

ns

(1)

Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very

(2)

All limits are specified by testing, design, or statistical analysis.

(3)

Typical values represent the most likely parametric norm at the time of characterization. Actual typical values may vary over time and

will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production

material.

(4)

Load for these tests is shown in Test Circuit Diagram.

TEST CIRCUIT DIAGRAM

6

Submit Documentation Feedback

Copyright © 2010–2013, Texas Instruments Incorporated

Product Folder Links: LMP7312