Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

LMP8358MA/NOPB Datasheet(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
Part # LMP8358MA/NOPB
Description  Zero-Drift, Programmable Instrumentation Amplifier with Diagnostics
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LMP8358MA/NOPB Datasheet(HTML) 21 Page - Texas Instruments

Back Button LMP8358MA/NOPB Datasheet HTML 17Page - Texas Instruments LMP8358MA/NOPB Datasheet HTML 18Page - Texas Instruments LMP8358MA/NOPB Datasheet HTML 19Page - Texas Instruments LMP8358MA/NOPB Datasheet HTML 20Page - Texas Instruments LMP8358MA/NOPB Datasheet HTML 21Page - Texas Instruments LMP8358MA/NOPB Datasheet HTML 22Page - Texas Instruments LMP8358MA/NOPB Datasheet HTML 23Page - Texas Instruments LMP8358MA/NOPB Datasheet HTML 24Page - Texas Instruments LMP8358MA/NOPB Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 40 page
background image
LOGIC
I/O LEVELS
VLSER/VHPAR
VHSER/VLPAR
V+
V-
PARALLEL MODE
SERIAL MODE
LMP8358
www.ti.com
SNOSB09B – APRIL 2010 – REVISED MARCH 2013
Figure 49. Communication Mode Selection.
PARALLEL CONTROL INTERFACE MODE
The LMP8358 is put into Parallel Mode by setting VLSER/VHPAR > VHSER/VLPAR. The register in the
LMP8358 does not control the settings of the LMP8358 in this mode. Gain and shutdown are set by placing a
high or low logic level on pins 11 (SHDN), 12 (G2), 13 (G1), and 14 (G0), as shown in Table 1 and Table 2. The
logic high and low levels are defined by the voltages on the VLSER/VHPAR and VHSER/VLPAR pins. See the
START UP AND POWER ON RESET section for power on requirements when using the parallel mode.
Table 1. Function of Digital IO Pins, Parallel Mode
Pin Name
Description
G0
Gain setting (LSB)
G1
Gain setting
G2
Gain setting (MSB)
SHDN
Shutdown (Active High)
VHPAR
Positive logic level
VLPAR
Negative logic level
Table 2. Pin Levels for Setting Gain, Parallel Mode
G2
G1
G0
Gain Setting
Bandwidth
Compen-
sation Setting (Auto-
matically
Set)
0
0
0
10x (power-up default)
930 kHz
000b
0
0
1
20x
385 kHz
000b
0
1
0
50x
460 kHz
001b
0
1
1
100x
640 kHz
010b
1
0
0
200x
195 kHz
010b
1
0
1
500x
130 kHz
011b
1
1
0
1000x
89 kHz
011b
1
1
1
User defined
800 kHz
1xxb
SERIAL CONTROL INTERFACE MODE
The LMP8358 is put into Serial Mode by setting VLSER/VHPAR < VHSER/VLPAR. In the Serial Mode the
LMP8358 can be programmed by using pins 11 – 14 as shown in Table 3 and the SPI Timing Diagram. The
LMP8358 contains a 16 bit register which controls the performance of the part. These bits can be changed using
the Serial Mode of communication. The register of the LMP8358 is shown in Table 4. Immediately after power on
the register should be written with the value needed for the application. See the START UP AND POWER ON
RESET section.
Copyright © 2010–2013, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: LMP8358



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com