TNETV2840ENGGU datasheet(52/91 Pages) TI1

52 / 91 page

Functional Overview

December 1999 − Revised October 2008

SPRS122F

The lock timer is activated when the operating mode of the clock generator is switched from DIV to PLL. During

the lockup period, the clock generator continues to operate in DIV mode; after the PLL lock timer decrements

to zero, the PLL begins clocking the 5441.

Accordingly, the value loaded into PLLCOUNT is chosen based on the following formula:

PLLCOUNT

Lockup Time

CLKIN

where TCLKIN is the input reference clock period and lockup time is the required VCO lockup time, as shown

in Table 3−17.

Table 3−17. VCO Lockup Time

CLKOUT FREQUENCY (MHz)

LOCKUP TIME (

µs)†

100

135

† Approximate values

3.2.6.2

CLKMD Register Initialization At Reset

The clock mode pin (CLKMD) is used to initialize the PLL to a known value at reset. The CLKMD pin is sampled

when the reset signal is low. Only global reset (RESET) will reset the PLL. Subsystem A local reset (A_RS)

has no effect on the PLL.

Table 3−18. PLL Initialization at Reset

CLKMD PIN

PLL MODE

Bypass

CLKINx2

3.2.7 General-Purpose I/O

The 5441 has 16 general-purpose I/O pins. These pins are:

A_GPIO0, A_GPIO1, A_GPIO2, A_GPIO3

B_GPIO0, B_GPIO1, B_GPIO2, B_GPIO3

C_GPIO0, C_GPIO1, C_GPIO2, C_GPIO3

D_GPIO0, D_GPIO1, D_GPIO2, D_GPIO3

Four bits of general-purpose I/O are available to each core. Each GPIO pin can be individually selected as

either an input or an output through the GPIO register. The x_XF, x_BIO, and timer output are selectable on

GPIO pins 0, 1, and 3 through the GPIO register also. Each output driver has an independent three-state

control. All nonreserved GPIO register bits are readable and writeable. The GPIO register bits will be set

to 0 when the core is in reset, which will configure all GPIO as inputs. GPIO data and control bits are accessible

through a memory-mapped register at 3Ch with the format shown in Figure 3−27 and the bit functions

described in Table 3−19.

TNETV2840ENGGU Datasheet(PDF) 52 Page - Texas Instruments

TNETV2840ENGGU Datasheet(HTML) 52 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL