Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ASX340AT Datasheet(PDF) 36 Page - ON Semiconductor

Part # ASX340AT
Description  1/4?릋nch Color CMOS NTSC/PAL Digital Image SOC
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

ASX340AT Datasheet(HTML) 36 Page - ON Semiconductor

Back Button ASX340AT Datasheet HTML 32Page - ON Semiconductor ASX340AT Datasheet HTML 33Page - ON Semiconductor ASX340AT Datasheet HTML 34Page - ON Semiconductor ASX340AT Datasheet HTML 35Page - ON Semiconductor ASX340AT Datasheet HTML 36Page - ON Semiconductor ASX340AT Datasheet HTML 37Page - ON Semiconductor ASX340AT Datasheet HTML 38Page - ON Semiconductor ASX340AT Datasheet HTML 39Page - ON Semiconductor ASX340AT Datasheet HTML 40Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 54 page
background image
ASX340AT
www.onsemi.com
36
Figure 31 shows detailed vertical blanking information
for PAL timing. See Table 25 for data on field, vertical
blanking, EAV, and SAV states.
Figure 36. Typical CCIR656 Vertical Blanking Intervals for 625/50 Video System
Blanking
Field 1 Active Video
Blanking
Field 2 Active Vi
deo
Field 1
(F = 0)
Odd
Field 2
(F =
n
H =
H =
Blanking
Line 1 (V = 1)
Line 2 3 (V = 0)
Line 311 (V = 1)
Line 336 (V = 0)
Line 625 (V = 1)
Line 62 4 (V = 1)
TABLE 28. FIELD, VERTICAL BLANKING, EAV, AND SAV STATES FOR 625/50 VIDEO SYSTEM
Line Number
F
V
H (EAV)
H (SAV)
1–22
0
1
1
0
23–310
0
0
1
0
311–312
0
1
1
0
313–335
1
1
1
0
336–623
1
0
1
0
624–625
1
1
1
0
Reset and Clocks
Reset
Power-up reset is asserted or de-asserted with the
RESET_BAR pin, which is active LOW. In the reset state,
all control registers are set to default values. See “Device
Configuration” for more details on Auto, Host, and Flash
configurations.
Soft reset is asserted or de-asserted by the two-wire serial
interface. In soft-reset mode, the two-wire serial interface
and the register bus are still running. All control registers are
reset using default values.
Clocks
The ASX340AT has two primary clocks:
• A master clock coming from the EXTCLK signal.
• In default mode, a pixel clock (PIXCLK) running at
2 * EXTCLK. In raw Bayer bypass mode, PIXCLK
runs at the same frequency as EXTCLK.
When the ASX340AT operates in raw Bayer bypass
mode, the image flow pipeline clocks can be shut off to
conserve power.
The sensor core is a master in the system. The sensor core
frame rate defines the overall image flow pipeline frame
rate. Horizontal blanking and vertical blanking are
influenced by the sensor configuration, and are also a
function of certain image flow pipeline functions. The
relationship of the primary clocks is depicted in Figure 32.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com