Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

GC2011A Datasheet(PDF) 17 Page - Texas Instruments

Part # GC2011A
Description  3.3V DIGITAL FILTER CHIP
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

GC2011A Datasheet(HTML) 17 Page - Texas Instruments

Back Button GC2011A Datasheet HTML 13Page - Texas Instruments GC2011A Datasheet HTML 14Page - Texas Instruments GC2011A Datasheet HTML 15Page - Texas Instruments GC2011A Datasheet HTML 16Page - Texas Instruments GC2011A Datasheet HTML 17Page - Texas Instruments GC2011A Datasheet HTML 18Page - Texas Instruments GC2011A Datasheet HTML 19Page - Texas Instruments GC2011A Datasheet HTML 20Page - Texas Instruments GC2011A Datasheet HTML 21Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 50 page
background image
Texas Instruments Incorporated
- 13 -
GC2011A 3.3V DIGITAL FILTER CHIP
SLWS129A
This document contains information which may be changed at any time without notice
3.0
FILTERING MODES
This Section describes common filtering modes and how to configure the chip to implement them. Unless
otherwise indicated, only the A-path, B-path and cascade mode control register values are given. The counter, gain,
output, and snapram control registers can be given the default values listed in Table 1 below.
The default settings configure the chip to:
•
Use the A-in pins for the cascaded mode data input and the B-out pins for the cascaded
mode data output. The cascaded mode results can be output on the A-out pins by
setting the OUTPUT register to 0008HEX.
•
Round the outputs to 16 bits.
•
Give an input to output gain of
The input to output latency is given for each of the modes. The latency is due to pipeline delays and is defined
as the delay from x0 (see Figure 6-a) to the first filter output affected by x0. One can measure this delay by clearing all
of the filter taps except for the first tap and using an impulse as the data input. The latency is then defined as the delay
in clock cycles (not data samples) from the impulse in to the impulse out
The modes described in this Section have been configured so that the input and output timing is as shown in
Figure 6. In the half rate and quarter rate modes the inputs must be synchronized with SI as shown. The output timing
shows how the output samples are generated relative to SI.
Figure 6. I/O Timing
Table 1: Default Control Register Settings
REGISTER
DEFAULT
COMMENT
COUNTER
0
Don’t care
GAIN
1030
See Section 6.5
OUTPUT
0
See Section 6.6
SNAP_REGA
0
See Sections 6.7 and 6.8 to
configure the snapshot memory
SNAP_REGB
0
SNAP_REGC
0
2 13
–
hk
()
∑
012345
6789
CK
TIME
SI
X0
X0
X0
Full Rate
Half Rate
Quarter Rate
Full Rate
Half Rate
Quarter Rate
(a) INPUT TIMING
(b) OUTPUT TIMING



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com