Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DS2196L Datasheet(PDF) 89 Page - Dallas Semiconductor

Part # DS2196L
Description  T1 Dual Framer LIU
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2196L Datasheet(HTML) 89 Page - Dallas Semiconductor

Back Button DS2196L Datasheet HTML 85Page - Dallas Semiconductor DS2196L Datasheet HTML 86Page - Dallas Semiconductor DS2196L Datasheet HTML 87Page - Dallas Semiconductor DS2196L Datasheet HTML 88Page - Dallas Semiconductor DS2196L Datasheet HTML 89Page - Dallas Semiconductor DS2196L Datasheet HTML 90Page - Dallas Semiconductor DS2196L Datasheet HTML 91Page - Dallas Semiconductor DS2196L Datasheet HTML 92Page - Dallas Semiconductor DS2196L Datasheet HTML 93Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 157 page
background image
DS2196
89 of 157
Table 15-1: BERT PATTERN SELECT OPTIONS
PS2
PS1
PS0
Pattern Definition
000
Pseudorandom 2E7 – 1
001
Pseudorandom 2E11 – 1
010
Pseudorandom 2E15 – 1
011
Pseudorandom Pattern QRSS. A 220 - 1 pattern with 14
consecutive zero restriction.
100
Repetitive Pattern
101
Alternating Word Pattern
110
Modified 55 Octet (Daly) Pattern The Daly pattern is a
repeating 55 octet pattern that is byte aligned into the active
DS0 timeslots. The pattern is defined in a ATIS (Alliance
for Telecommunications Industry Solutions) Committee T1
Technical Report Number 25 (November 1993).
111
Reserved
BC1: BERT Control Register 1 (Address = 41 Hex)
(MSB)
(LSB)
IESYNC
IEBED
IEOF
–
RPL3
RPL2
RPL1
RPL0
SYMBOL
POSITION
NAME AND DESCRIPTION
IESYNC
BC1.7
Change of Synchronization Status Interrupt Enable.
Interrupt enable for Synchronizer Status (BIR.0)
0 = interrupt masked
1 = interrupt enabled
IEBED
BC1.6
Bit Error Detected Interrupt Enable. Interrupt enable for Bit
Error Detected (BIR.3)
0 = interrupt masked
1 = interrupt enabled
IEOF
BC1.5
Bit & Error Counter Overflow Interrupt Enable. Interrupt
enable for the BERT Bit Counter (BIR.2) and BERT Error
Counter (BIR.1) overflow.
0 = interrupt masked
1 = interrupt enabled
–
BC1.4
Not Assigned. Should be set to 0 when written to.
RPL3
BC1.3
Repetitive Pattern Length Bit 3 (RPL3). Refer to Table 15-2
for details.
RPL2
BC1.2
Repetitive Pattern Length Bit 2 (RPL2). Refer to Table 15-2
for details.
RPL1
BC1.1
Repetitive Pattern Length Bit 1 (RPL1). Refer to Table 15-2
for details.
RPL0
BC1.0
Repetitive Pattern Length Bit 0 (RPL0). Refer to Table 15-2
for details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com