SN65LVDS1, SN65LVDS2, SN65LVDT2

SLLS373L – JULY 1999 – REVISED DECEMBER 2014

www.ti.com

Pin Functions: SN65LVDS2, SN65LVDT2

PIN

I/O

DESCRIPTION

NAME

DBV

D

1

8

--

Supply voltage

GND

2

5

--

Ground

A

3

2

I

Differential (LVDS) non-inverting output

B

4

1

I

Differential (LVDS) inverting output

R

5

7

O

LVTTL output signal

NC

--

3, 4, 6

--

No connect

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

(1)

PARAMETER

MIN

MAX

UNIT

(2)

–0.5

4

V

(A or B)

–0.5

4

V

(D)

–0.5

V

(Y or Z)

–0.5

4

V

SN65LVDT2 only

1

V

–12

12

mA

–65

150

°C

(1)

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings

only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating

Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)

All voltage values, except differential I/O bus voltages are with respect to network ground terminal.

7.2 ESD Ratings

VALUE

UNIT

Human-body model electrostatic discharge, HBM

All pins

±4000

Bus pins (A, B, Y, Z)

±9000

Electrostatic

V

discharge

±400

±1500

(1)

(2)

Test method based upon JEDEC Standard 22, Test Method A114-A.

(3)

Test method based upon EIA-JEDEC JESD22-C101C.

7.3 Recommended Operating Conditions

PARAMETER

MIN

NOM

MAX

UNIT

Supply voltage

2.4

3.3

3.6

V

High-level input voltage

2

5

V

Low-level input voltage

0

0.8

V

Operating free-air temperature

–40

85

°C

Magnitude of differential input voltage

0.1

0.6

V

Input voltage (any combination of input or common-mode voltage)

0

V

4

Submit Documentation Feedback

Copyright © 1999–2014, Texas Instruments Incorporated

Product Folder Links: SN65LVDS1 SN65LVDS2 SN65LVDT2