ST72325AR7-Auto datasheet(164/243 Pages) STMICROELECTRONICS

164 / 243 page

Obsolete

Product(s)

- Obsolete

Product(s)

I2C bus interface (I2C)

ST72325xxx-Auto

164/243

Doc ID 13770 Rev 3

Slave address transmission

Then the slave address is sent to the SDA line via the internal shift register.

●

In 7-bit addressing mode, one address byte is sent.

●

In 10-bit addressing mode, sending the first byte including the header sequence

causes the following event:

–

The EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the DR register,

holding the SCL line low (see Figure 70: Transfer sequencing EV9).

Then the second address byte is sent by the interface.

After completion of this transfer (and acknowledge from the slave if the ACK bit is set):

●

The EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the CR register

(for example set PE bit), holding the SCL line low (see Figure 70: Transfer sequencing

EV6).

Next, the master must enter Receiver or Transmitter mode.

Note:

In 10-bit addressing mode, to switch the master to Receiver mode, software must generate

a repeated Start condition and resend the header sequence with the least significant bit set

(11110xx1).

Master receiver

Following the address transmission and after SR1 and CR registers have been accessed,

the master receives bytes from the SDA line into the DR register via the internal shift

●

Acknowledge pulse if the ACK bit is set

●

EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register,

holding the SCL line low (see Figure 70: Transfer sequencing EV7).

To close the communication: Before reading the last byte from the DR register, set the STOP

bit to generate the Stop condition. The interface goes automatically back to slave mode

(M/SL bit cleared).

Note:

In order to generate the non-acknowledge pulse after the last received data byte, the ACK

bit must be cleared just before reading the second last data byte.

Master transmitter

Following the address transmission and after SR1 register has been read, the master sends

bytes from the DR register to the SDA line via the internal shift register.

The master waits for a read of the SR1 register followed by a write in the DR register,

holding the SCL line low (see Figure 70: Transfer sequencing EV8).

When the acknowledge bit is received, the interface sets:

●

EVF and BTF bits with an interrupt if the ITE bit is set.

To close the communication: After writing the last byte to the DR register, set the STOP bit to

generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit

cleared).

ST72325AR7-Auto Datasheet(PDF) 164 Page - STMicroelectronics

ST72325AR7-Auto Datasheet(HTML) 164 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL