ST72325AR7-Auto datasheet(167/243 Pages) STMICROELECTRONICS

167 / 243 page

Obsolete

Product(s)

- Obsolete

Product(s)

ST72325xxx-Auto

I2C bus interface (I2C)

Doc ID 13770 Rev 3

167/243

16.5

Low power modes

16.6

Interrupts

Figure 71.

Interrupt control logic diagram

Note:

The I2C interrupt events are connected to the same interrupt vector (see Section 7:

Interrupts). They generate an interrupt if the corresponding Enable Control bit is set and the

I-bit in the CC register is reset (RIM instruction).

Table 82.

Effect of low power modes on I2C

Mode

Effect

Wait

No effect on I2C interface.

I2C interrupts cause the device to exit from Wait mode.

Halt

I2C registers are frozen.

In Halt mode, the I2C interface is inactive and does not acknowledge data on the bus. The

I2C interface resumes operation when the MCU is woken up by an interrupt with “exit from

Halt mode” capability.

Table 83.

I2C interrupt control/wake-up capability

Interrupt event

Event flag

Enable

control bit

Exit from

Wait

Exit from

Halt

10-bit Address Sent Event (Master mode)

ADD10

ITE

Yes

End of Byte Transfer Event

BTF

Address Matched Event (Slave mode)

ADSEL

Start Bit Generation Event (Master mode)

Acknowledge Failure Event

Stop Detection Event (Slave mode)

STOPF

Arbitration Lost Event (Multimaster configuration)

ARLO

Bus Error Event

BERR

BTF

ADSL

STOPF

ARLO

BERR

EVF

INTERRUPT

ITE

* EVF can also be set by EV6 or an error from the SR2 register.

ADD10

ST72325AR7-Auto Datasheet(PDF) 167 Page - STMicroelectronics

ST72325AR7-Auto Datasheet(HTML) 167 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL