Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F564MFCDFB Datasheet(PDF) 9 Page - Renesas Technology Corp

Part # R5F564MFCDFB
Description  120-MHz 32-bit RX MCU, on-chip FPU, 240 DMIPS, up to 4-MB flash memory
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F564MFCDFB Datasheet(HTML) 9 Page - Renesas Technology Corp

Back Button R5F564MFCDFB Datasheet HTML 5Page - Renesas Technology Corp R5F564MFCDFB Datasheet HTML 6Page - Renesas Technology Corp R5F564MFCDFB Datasheet HTML 7Page - Renesas Technology Corp R5F564MFCDFB Datasheet HTML 8Page - Renesas Technology Corp R5F564MFCDFB Datasheet HTML 9Page - Renesas Technology Corp R5F564MFCDFB Datasheet HTML 10Page - Renesas Technology Corp R5F564MFCDFB Datasheet HTML 11Page - Renesas Technology Corp R5F564MFCDFB Datasheet HTML 12Page - Renesas Technology Corp R5F564MFCDFB Datasheet HTML 13Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 228 page
background image
RX64M Group
1. Overview
R01DS0173EJ0110 Rev.1.10
Page 9 of 228
Oct 24, 2016
Parallel data capture unit (PDC)
 1 channel
 Acquisition of synchronization through external 8-bit horizontal and vertical
synchronization signals
 Setting of the image size when clipping of the output for a one-frame image is required
12-bit A/D converter (S12ADC)
 12 bits × 2 units (unit 0: 8 channels; unit 1: 21 channels)
 12-bit resolution (switchable between 8, 10, and 12 bits)
 Conversion time
0.48
μs per channel (for 12-bit conversion)
0.45
μs per channel (for 10-bit conversion)
0.42
μs per channel (for 8-bit conversion)
 Operating mode
Scan mode (single scan mode, continuous scan mode, or group scan mode)
Group A priority control (only for group scan mode)
 Sample-and-hold function
Common sample-and-hold circuit included
In addition, channel-dedicated sample-and-hold function (3ch: in unit 0 only) included
 Sampling variable
Sampling time can be set up for each channel.
 Digital comparison
Method: Comparison to detect voltages above or below thresholds and window
comparison
Measurement: Comparison of two results of conversion or comparison of a value in the
comparison register and a result of conversion
 Self-diagnostic function
The self-diagnostic function internally generates three analog input voltages (unit 0:
VREFL0, VREFH0 × 1/2, VREFH0; unit 1: AVSS1, AVCC1 × 1/2, AVCC1)
 Double trigger mode (A/D conversion data duplicated)
 Detection of analog input disconnection
 Three ways to start A/D conversion
Software trigger, timer (MTU3, GPT, TMR, TPU) trigger, external trigger
 Event linking by the ELC
12-bit D/A converter (R12DA)
 2 channels
 12-bit resolution
 Output voltage: 0.2 V to AVCC1 0.2 V (amplifier output), 0 V to AVCC1 (direct output)
 Output via an amplifier or direct output can be selected.
 Event linking by the ELC
Temperature sensor
 1 channel
 Relative precision: ±1°C
 The voltage of the temperature is converted into a digital value by the 12-bit A/D
converter (unit 1).
Safety
Memory protection unit
(MPU)
 Protection area: Eight areas (max.) can be specified in the range from 0000 0000h to
FFFF FFFFh.
 Minimum protection unit: 16 bytes
 Reading from, writing to, and enabling the execution access can be specified for each
area.
 An address exception occurs when the detected access is not in the permitted area.
Trusted Memory (TM)
Function
 Protects against the reading of programs from blocks 8 and 9 of the code flash memory
 Instruction fetching by the CPU is the only form of access to these areas when the TM
function is enabled.
Register write protection
function
 Protects important registers from being overwritten for in case a program runs out of
control.
CRC calculator (CRC)
 CRC code generation for arbitrary amounts of data in 8-bit units
 Select any of three generating polynomials:
X8 + X2 + X + 1, X16 + X15 + X2 + 1, or X16 + X12 + X5 + 1
 Generation of CRC codes for use with LSB-first or MSB-first communications is
selectable
Main clock oscillation
stop function
 Main clock oscillation stop detection: Available
Clock frequency
accuracy measurement
circuit (CAC)
 Monitors the clock output from the main clock oscillator, sub-clock oscillator, low- and
high-speed on-chip oscillators, the PLL frequency synthesizer, IWDT-dedicated on-chip
oscillator, and PCLKB, and generates interrupts when the setting range is exceeded.
Data operation circuit
(DOC)
 The function to compare, add, or subtract 16-bit data
Table 1.1
Outline of Specifications (8/9)
Classification
Module/Function
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com