 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PC33981PNA/R2 Datasheet(PDF) 9 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
PC33981PNA/R2 Datasheet(HTML) 9 Page - Motorola, Inc |
|
|
9 / 24 page  MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA 33981 9 Table 1. Functional Truth Table in Normal Mode Condition CONF INHS INLS OUT GLS FS EN Comments Sleep x x x x x H L Device is in Sleep mode. The OUT and low-side gate are OFF. Normal L H H H H H H Normal mode. High side and low side are controlled independently. The high side and the low side are both on. Normal L L L L L H H Normal mode. High side and low side are controlled independently. The high side and the low side are both off. Normal H L H L H H H Normal mode. No cross-conduction. Half- bridge configuration. The high side is off and the low side is on. Normal H H L H L H H Normal mode. No cross-conduction. Half- bridge configuration. The high side is on and the low side is off. Normal H PWM H PWM PWM OR H (Logical OR) H H Normal mode. Cross-conduction management is activated. Half-bridge configuration. H = High level L = Low level x = Don’t care PWM = Pulse-width modulation Table 2. Functional Truth Table in Fault Mode Conditions CONF INHS INLS OUT GLS FS EN TEMP CSNS OCLS Comments Overtemperature on OUT x x x L x L H L x x The 33981 is currently in fault mode. The OUT is OFF. TEMP at 0 V indicates this fault. Once the fault is removed 33981 recovers its normal mode. Overtemperature on CBOOT or GLS x x x L L L H L x x The 33981 is currently in fault mode. The OUT is OFF and GLS is at 0 V. TEMP at 0 V indicates this fault. Once the fault is removed 33981 recovers its normal mode. Overcurrent on OUT x H x L x L H x L x The 33981 is currently in fault mode. The OUT is OFF. It is reset by a logic [0] at INHS for at least 200 µs. When INHS goes to 0 V, CSNS goes to 5.0 V. Overload on External Low- Side MOSFET L x H x L L H x x L The 33981 is currently in fault mode. GLS is at 0 V and OCLS internal current source is off. The external resistance connected between OCLS and GND terminal will pull OCLS terminal to 0 V. The fault is reset by a logic [0] at INLS for at least 200 µs. H = High level L = Low level x = Don’t care Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
