CC3220MODASM2MONR datasheet(64/100 Pages) TI1

64 / 100 page

CC3220MOD, CC3220MODA

SWRS206B – MARCH 2017 – REVISED AUGUST 2017

www.ti.com

Submit Documentation Feedback

Product Folder Links: CC3220MOD CC3220MODA

Detailed Description

6.7

Memory

6.7.1

Internal Memory

The CC3220x device within the CC3220MODx and CC3220MODAx modules includes on-chip SRAM to

which application programs are downloaded and executed. The application developer must share the

SRAM for code and data. The micro direct memory access (μDMA) controller can transfer data to and

from SRAM and various peripherals. The CC3220x device ROM holds the rich set of peripheral drivers,

which saves SRAM space. For more information on drivers, see the CC3220x API list.

6.7.1.1

SRAM

The CC3220MODx and CC3220MODAx family provides 256KB of on-chip SRAM. Internal RAM is

capable of selective retention during LPDS mode. This internal SRAM is at offset 0x2000 0000 of the

device memory map.

Use the μDMA controller to transfer data to and from the SRAM.

When the device enters low-power mode, the application developer can choose to retain a section of

memory based on need. Retaining the memory during low-power mode provides a faster wakeup. The

application developer can choose the amount of memory to retain in multiples of 64KB. For more

information, see the API guide.

6.7.1.2

ROM

The internal zero-wait-state ROM of the CC3220MODx and CC3220MODAx module is at address

0x0000 0000 of the device memory and is programmed with the following components:

•

Bootloader

•

Peripheral driver library (DriverLib) release for product-specific peripherals and interfaces

The bootloader is used as an initial program loader (when the serial Flash memory is empty). The

DriverLib software library of the CC3220MODx and CC3220MODAx controls on-chip peripherals with a

bootloader capability. The library performs peripheral initialization and control functions, with a choice of

polled or interrupt-driven peripheral support. The DriverLib APIs in ROM can be called by applications to

reduce Flash memory requirements and free the Flash memory to be used for other purposes.

6.7.1.3

Flash Memory

The CC3220SF device within the CC3220MODSF and CC3220MODASF modules comes with an on-chip

Flash memory of 1MB that allows application code to execute in place while freeing SRAM exclusively for

read-write data. The Flash memory is used for code and constant data sections and is directly attached to

the ICODE/DCODE bus of the Cortex-M4 core. A 128-bit-wide instruction prefetch buffer allows

maintenance of maximum performance for linear code or loops that fit inside the buffer.

The Flash memory is organized as 2-KB sectors that can be independently erased. Reads and writes can

be performed at word (32-bit) level.

CC3220MODASM2MONR Datasheet(PDF) 64 Page - Texas Instruments

CC3220MODASM2MONR Datasheet(HTML) 64 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL