W134M/W134S
Document #: 38-07426 Rev. *B
Page 9 of 12
Notes:
9. Output Jitter spec measured at tCYCLE = 2.5 ns.
10. Output Jitter Spec measured at tCYCLE = 3.75 ns.
11. VCOS = VOH–VOL.
12. rOUT = DVO/ D IO. This is defined at the output pins.
Device Characteristics
Parameter
Description
Min.
Max.
Unit
tCYCLE
Clock Cycle Time
2.5
3.75
ns
tJ
Cycle-to-Cycle Jitter at Clk/ClkB[9]
–60
ps
Total Jitter over 2, 3, or 4 Clock Cycles[9]
–100
ps
266-MHz Cycle-to-Cycle Jitter[10]
–100
ps
266-MHz Total Jitter over 2, 3, or 4 Clock Cycles[10]
–160
ps
tSTEP
Phase Aligner Phase Step Size (at Clk/ClkB)
1
–
ps
tERR,PD
Phase Detector Phase Error for Distributed Loop Measured at
PclkM-SynclkN (rising edges) (does not include clock jitter)
–100
100
ps
tERR,SSC
PLL Output Phase Error when Tracking SSC
–100
100
ps
VX,STOP
Output Voltage during Clk Stop (StopB=0)
1.1
2.0
V
VX
Differential Output Crossing-Point Voltage
1.3
1.8
V
VCOS
Output Voltage Swing (p-p single-ended)[11]
0.4
0.6
V
VOH
Output High Voltage
–
2.0
V
VOL
Output Low voltage
1.0
–
V
rOUT
Output Dynamic Resistance (at pins)[12]
12
50
Ω
IOZ
Output Current during Hi-Z (S0 = 0, S1 = 1)
–
50
µA
IOZ,STOP
Output Current during Clk Stop (StopB = 0)
–
500
µA
DC
Output Duty Cycle over 10,000 Cycles
40
60
%tCYCLE
tDC,ERR
Output Cycle-to-Cycle Duty Cycle Error
–
50
ps
tR,tF
Output Rise and Fall Times (measured at 20%–80% of output voltage)
250
500
ps
tCR,CF
Difference between Output Rise and Fall Times on the Same Pin of a
Single Device (20%–80%)
–100
ps
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
