AD9671KBCZ datasheet(49/61 Pages) AD

49 / 61 page

AD9671

Data Sheet

Rev. A| Page 48 of 60

Table 33. AD9671 Memory Map Registers

Addr.

(Hex)

Name

Bit 7 (MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0 (LSB)

Default

Value

Comments

Chip Configuration Registers

0x000

CHIP_

PORT_

CONFIG

LSB first

0 = off

(default)

1 = on

SPI reset

0 = off

(default)

1 = on

SPI reset

0 = off

(default)

1 = on

LSB first

0 = off

(default)

1 = on

0x18

Nibbles

mirrored so

that LSB or

MSB first mode

is set correctly,

regardless of

shift mode. SPI

reset reverts

all registers

(including the

JESD ones),

except Reg.

0x000 to their

default values

and Reg. 0x000,

Bit 2 and Bit 5

are auto-

matically

cleared.

0x001

CHIP_ID

Chip ID Bits[7:0]

AD9671 = 0xA7 (default)

0xA7

Default is

unique chip

ID, different

for each

device; read

only register.

0x002

CHIP_

GRADE

Speed mode

(identify device

variants of chip ID)

00: Mode I

(40 MSPS) (default)

01: Mode II (65 MSPS)

10: Mode III (80 MSPS)

11: Mode III (125 MSPS)

0x0X

Speed mode

used to

differentiate

ADC speed

power modes

(must update

Reg. 0x0FF to

initiate mode

setting).

Device Index and Update Registers

0x004

DEVICE_

INDEX_2

Data

Channel H

0 = off

1 = on

(default)

Data

Channel G

0 = off

1 = on

(default)

Data

Channel F

0 = off

1 = on

(default)

Data

Channel E

0 = off

1 = on

(default)

0x0F

Bits are

set to de-

termine which

on-chip device

receives the

next write

command.

0x005

DEVICE_

INDEX_1

Data

Channel D

0 = off

1 = on

(default)

Data

Channel C

0 = off

1 = on

(default)

Data

Channel B

0 = off

1 = on

(default)

Data

Channel A

0 = off

1 = on

(default)

0x3F

Bits are

set to de-

termine which

on-chip device

receives the

next write

command.

AD9671KBCZ Datasheet(PDF) 49 Page - Analog Devices

AD9671KBCZ Datasheet(HTML) 49 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL