HT32F22366 datasheet(15/56 Pages) HOLTEK

15 / 56 page

Rev. 1.00

15 of 56

�ove��e� 0�� 01�

3�-Bit A��® Co�tex®-M3 MCU

HT3�F1�365/HT3�F1�366/HT3�F��366

▆

Supports byte, half-word & word data size

▆

Programmable CRC initial seed value

▆

CRC computation executed in 1 AHB clock cycle for 8-bit data and 4 AHB clock cycles for 32-bit

data

▆

Supports PDMA to complete a CRC computation of a block of memory

The CRC calculation unit is an error detection technique test algorithm which is used to verify data

transmission or storage data correctness. A CRC calculation takes a data stream or a block of data

as input and generates a 16-bit or 32-bit output remainder. Ordinarily, a data stream is suffixed by

a CRC code and used as a checksum when being sent or stored. Therefore, the received or restored

data stream is calculated by the same generator polynomial as described above. If the new CRC

code result does not match the one calculated earlier, that means data stream contains a data error.

Peripheral Direct Memory Access – PDMA

▆

12 channels with trigger source grouping

▆

8/16/32-bit width data transfer

▆

Supports Address increment, decrement or fixed mode

▆

4-level programmable channel priority

▆

Auto reload mode

▆

Supports trigger source:

ADC, SPI, EBI, CRC, USART, UART, I2C, I2S, GPTM, MCTM, SCI, AES, SDIO and software

request

The Peripheral Direct Memory Access controller, PDMA, moves data between the peripherals

and the system memory on the AHB bus. Each PDMA channel has a source address, destination

address, block length and transfer count. The PDMA can exclude the CPU intervention and avoid

interrupt service routine execution. It improves system performance as the software does not need

to join each data movement operation.

External Bus Interface – EBI

▆

Programmable interface for various memory types

▆

Translate the AHB transactions into the appropriate external device protocol

▆

Memory bank regions and independent chip select control for each memory bank

▆

Programmable timings to support a wide range of devices

▆

Includes page read mode

▆

Automatic translation when the AHB transaction width and external memory interface width is

different

▆

Write buffer to decrease the stalling of the AHB write burst transaction

▆

Multiplexed and non-multiplexed address and data line configurations

● Up to 25 address lines

● Up to 16-bit data bus width

The external bus interface is able to access external parallel interface devices such as SRAM,

Flash and LCD modules. The interface is memory mapped into the internal address map of the

HT32F22366 Datasheet(PDF) 15 Page - Holtek Semiconductor Inc

HT32F22366 Datasheet(HTML) 15 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL