Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SCF5250 Datasheet(PDF) 12 Page - Motorola, Inc

Part # SCF5250
Description  SCF5250 Integrated ColdFire Microprocessor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

SCF5250 Datasheet(HTML) 12 Page - Motorola, Inc

Back Button SCF5250 Datasheet HTML 8Page - Motorola, Inc SCF5250 Datasheet HTML 9Page - Motorola, Inc SCF5250 Datasheet HTML 10Page - Motorola, Inc SCF5250 Datasheet HTML 11Page - Motorola, Inc SCF5250 Datasheet HTML 12Page - Motorola, Inc SCF5250 Datasheet HTML 13Page - Motorola, Inc SCF5250 Datasheet HTML 14Page - Motorola, Inc SCF5250 Datasheet HTML 15Page - Motorola, Inc SCF5250 Datasheet HTML 16Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 48 page
background image
SCF5250 Integrated ColdFire® Microprocessor Data Sheet, Rev. 1.1
Signal Descriptions
Freescale Semiconductor
12
4.2
GPIO
Many pins have an optional GPIO function.
•
General purpose input is always active, regardless of state of pin.
•
General purpose output or primary output is determined by the appropriate setting of the Pin
Multiplex Control Registers, GPIO-FUNCTION, GPIO1-FUNCTION and PIN-CONFIG.
•
At Power-on reset, all pins are set to their primary function.
4.3
SCF5250 Bus Signals
These signals provide the external bus interface to the SCF5250.
Linear regulator input
LININ
Input, typically I/O supply (3.3V)
In
Linear regulator ground
LINGND
High Impedance
HI-Z
Assertion Tri-states all output signal
pins.
In
Debug Data
DDATA0/CTS1/SDATA0_SDIO1/GPIO1
DDATA1/RTS1/SDATA2_BS2/GPIO2
DDATA2/CTS0/GPIO3
DDATA3/RTS0/GPIO4
Displays captured processor data and
break-point status.
In/Out
Hi-Z
Processor Status
PST0/GPIO50
PST1/GPIO49
PST2/INTMON2/GPIO48
PST3/INTMON1/GPIO47
Indicates internal processor status.
In/Out
Hi-Z
Processor clock
PSTCLK/GPIO51
processor clock output
Out
Test Clock
TCK
Clock signal for IEEE 1149.1A JTAG.
In
Test Reset/Development
Serial Clock
TRST/DSCLK
Multiplexed signal that is
asynchronous reset for JTAG
controller. Clock input for debug
module.
In
Test Mode Select/ Break
Point
TMS/BKPT
Multiplexed signal that is test mode
select in JTAG mode and a hardware
break-point in debug mode.
In
Test Data Input /
Development Serial Input
TDI/DSI
Multiplexed serial input for the JTAG or
background debug module.
In
Test Data
Output/Development Serial
Output
TDO/DSO
Multiplexed serial output for the JTAG
or background debug module.
Out
Table 3. SCF5250 Signal Index (continued)
Signal Name
Mnemonic
Function
Input/
Output
Reset
State



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com