Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9544/PCBZ Datasheet(PDF) 33 Page - Analog Devices

Part # AD9544/PCBZ
Description  Quad Input, 10-Output, Dual DPLL, 1 pps Synchronizer and Jitter Cleaner
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9544/PCBZ Datasheet(HTML) 33 Page - Analog Devices

Back Button AD9544/PCBZ Datasheet HTML 29Page - Analog Devices AD9544/PCBZ Datasheet HTML 30Page - Analog Devices AD9544/PCBZ Datasheet HTML 31Page - Analog Devices AD9544/PCBZ Datasheet HTML 32Page - Analog Devices AD9544/PCBZ Datasheet HTML 33Page - Analog Devices AD9544/PCBZ Datasheet HTML 34Page - Analog Devices AD9544/PCBZ Datasheet HTML 35Page - Analog Devices AD9544/PCBZ Datasheet HTML 36Page - Analog Devices AD9544/PCBZ Datasheet HTML 37Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 62 page
background image
Data Sheet
AD9544
Rev. 0 | Page 33 of 62
APPLICATIONS INFORMATION
OPTICAL NETWORKING LINE CARD
In this application (shown in Figure 41), the AD9544 is used in
a variety of ways.
In a loop timed (WAN) mode, one of the AD9544 DPLLs locks
to the CDR and is used to remove jitter on the receiver path,
sending that clock to the central timing card, as well as the
framer. In some applications, the AD9544 can also perform a
variety of frequency translation tasks, such as multiplying or
dividing by an FEC ratio, and/or removing jitter from a gapped
clock. The other DPLL cleans jitter and provides clocking to the
transmitter path.
Other tasks include frequency translation and jitter cleaning of
the reference clock from the timing card, as well as seamlessly
managing the reference switching from Timing Card 1 to
Timing Card 2.
Given the continually evolving nature of optical line card
protocols and functions, the functions listed in this section are
by no means exhaustive.
FIBER
FIBER
SYSTEM
CLOCK PLL
STATUS AND
CONTROL PINS
AD9544
LINE CARD
TEMPERATURE
SENSOR
SYSTEM CLOCK
COMPENSATION
REFERENCE
SWITCHING
CONTROL
REFERENCE
MONITORS
TDC
REFERENCE
INPUTS
NCO
DPLL
DPLL0
PLL
APLL0
VCO
NCO
DPLL
DPLL1
PLL
APLL1
VCO
PLL0
PLL1
DISTRIBUTION
OUTPUTS
DISTRIBUTION
OUTPUTS
÷2
÷Q
÷R
OUT0AP,
OUT0AN,
OUT0BP,
OUT0BN,
OUT0CP,
OUT0CN
OUT1AP,
OUT1AN,
OUT1BP,
OUT1BN
XOA,
XOB
INTERNAL ZERO DELAY
INTERNAL ZERO DELAY
EEPROM
(OPTIONAL)
SYSTEM
CLOCK
DIGITAL
CROSS
POINT
MUX
SERIAL PORT (SPI/I2C)
AND EEPROM
CONTROLLER
M0 TO M6
REFA,
REFAA,
REFB,
REFBB
÷2
÷Q
FROM TIMING
CARD 1
FROM TIMING
CARD 2
FRAMER/FEC
SERIALIZER
FRAMER/FEC
DESERIALIZER CDR
LDD
LASER
DIODE
Tx
TIA
PHOTO
DIODE
POST
AMP
Rx
OPTICAL
MODULE
SERIAL PORT
Figure 41. Optical Line Card Example



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com