 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD9544/PCBZ Datasheet(PDF) 37 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9544/PCBZ Datasheet(HTML) 37 Page - Analog Devices |
|
|
37 / 62 page  Data Sheet AD9544 Rev. 0 | Page 37 of 62 START TIMEOUT CLOCK: TIME = 0 CAL_COUNT = 0 LOCK REG BIT 3 = 1 TIMEOUT CLOCK: TIME > 50ms CAL_COUNT > 1 NO YES NO YES NO YES CAL_COUNT = CAL_COUNT + 1 APLL LOCK DETECT POLLING LOOP APLL RECALIBRATION LOOP START END END (TO RST_COUNT CHECK) WRITE: CAL REG BIT 1 = 0 WRITE: REGISTER 0x000F BIT 0 = 1 WRITE: REGISTER 0x000F BIT 0 = 1 WRITE: CAL REG BIT 1 = 1 VCO CALIBRATION OPERATION WRITE: SYNC REG BIT 3 = 1 WRITE: REGISTER 0x000F BIT 0 = 1 WRITE: REGISTER 0x000F BIT 0 = 1 MANUAL DISTRIBUTION SYNCHRONIZATION OPERATION WRITE: SYNC REG BIT 3 = 0 AUTOSYNC REGISTERS BITS[1:0] = 0" NO YES CAL REG. 0x2100 0x2200 APLL 0 1 LOCK REG. 0x3100 0x3200 SYNC REG. 0x2101 0x2201 AUTOSYNC REG. 0x10DB 0x14DB Figure 45. Analog PLL Initialization Subprocess |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
