| Electronic Components Datasheet Search |
|
ADF4155BCPZ Datasheet(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF4155BCPZ Datasheet(HTML) 5 Page - Analog Devices |
|
5 / 32 page ![]() Data Sheet ADF4155 TIMING CHARACTERISTICS AVDD = DVDD = RFVDD = 3.3 V ± 5%, AVDD ≤ VP ≤ 5.5V, AGND = DGND = RFGND = CPGND = 0 V, 1.8 V and 3 V logic levels used, and TA = TMIN to TMAX, unless otherwise noted. Table 2. Parameter Limit Unit Description t1 20 ns min LE setup time t2 10 ns min DATA to CLK setup time t3 10 ns min DATA to CLK hold time t4 25 ns min CLK high duration t5 25 ns min CLK low duration t6 10 ns min CLK to LE setup time t7 20 ns min LE pulse width Timing Diagram Figure 2. Timing Diagram CLK DATA LE DB31 (MSB) DB30 DB1 (CONTROL BIT C2) DB0 (LSB) (CONTROL BIT C1) t1 t2 t3 t7 t6 t4 t5 DB2 (CONTROL BIT C3) DB3 (CONTROL BIT C4) Rev. 0 | Page 5 of 32 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |