Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

NT5CB128M8GP-EKB Datasheet(PDF) 104 Page - Nanya Technology Corporation.

Part # NT5CB128M8GP-EKB
Description  Commercial, Industrial and AutomotiveDDR3(L) 1 Gb SDRAM
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NANYA [Nanya Technology Corporation.]
Direct Link  http://www.nanya.com
Logo NANYA - Nanya Technology Corporation.

NT5CB128M8GP-EKB Datasheet(HTML) 104 Page - Nanya Technology Corporation.

Back Button NT5CB128M8GP-EKB Datasheet HTML 100Page - Nanya Technology Corporation. NT5CB128M8GP-EKB Datasheet HTML 101Page - Nanya Technology Corporation. NT5CB128M8GP-EKB Datasheet HTML 102Page - Nanya Technology Corporation. NT5CB128M8GP-EKB Datasheet HTML 103Page - Nanya Technology Corporation. NT5CB128M8GP-EKB Datasheet HTML 104Page - Nanya Technology Corporation. NT5CB128M8GP-EKB Datasheet HTML 105Page - Nanya Technology Corporation. NT5CB128M8GP-EKB Datasheet HTML 106Page - Nanya Technology Corporation. NT5CB128M8GP-EKB Datasheet HTML 107Page - Nanya Technology Corporation. NT5CB128M8GP-EKB Datasheet HTML 108Page - Nanya Technology Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 160 page
background image
Version 2.2
104
Nanya Technology Cooperation ©
04/2019
All Rights Reserved.
NTC Proprietary
Level: Property
DDR3(L) 1Gb SDRAM
NT5CB(C)128M8GN / NT5CB(C)64M16GP
Output Slew Rate (Single-ended)
Parameter
Symbol
-
800
1066
1333
1600
1866
2133
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Single-ended
Output Slew
Rate
SRQse
DDR3
2.5
5
2.5
5
2.5
5
2.5
5
2.5
5
2.5
5
V/ns
DDR3L
-
-
1.75
5
1.75
5
1.75
5
1.75
5
1.75
5
V/ns
Description: SR: Slew Rate
Q: Query Output (like in DQ, which stands for Data-in, Query-Output)
se: Single-ended Signals
For Ron = RZQ/7 setting
Note 1): In two cases, a maximum slew rate of 6V/ns applies for a single DQ signal within a byte lane.
Case 1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high)
while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or low).
Case 2 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high)
while all remaining DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low
respectively). For the remaining DQ signal switching into the opposite direction, the regular maximum limit of 5 V/ns applies.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com