SSD1963QL9R datasheet(37/93 Pages) ETC2

37 / 93 page

SSD1963

Rev 1.1

P 37/93

Jan 2010

Solomon Systech

Figure 9-11: A[7] Page Address Order

A[7]=0,

A[6]=A[5]=0,A[3]=x

A[7]=1,

A[6]=A[5]=0,A[3]=x

Host

Frame Buffer

Host

Frame Buffer



A[6] : Column address order (POR = 0)

This bit controls the order that columns of data are transferred from the host processor to the SSD1963’s frame buffer.

Left to right, columns transferred from SC (Start Column) to EC (End Column).

Right to left, columns transferred from EC (End Column) to SC (Start Column).

Figure 9-12: A[6] Column Address Order

A[6]=0,

A[7]=A[5]=0,A[3]=x

A[6]=1,

A[7]=A[5]=0,A[3]=x

Host

Frame Buffer

Host

Frame Buffer



A[5] : Page / Column order (POR = 0)

This bit controls the order that columns of data are transferred from the host processor to the SSD1963’s frame buffer.

Normal mode

Reverse mode

Figure 9-13: A[5] Page / Column Address Order

A[5]=0,

A[7]=A[6]=0,A[3]=x

A[5]=1,

A[7]=A[6]=0,A[3]=x

Host

Frame Buffer

Host

Frame Buffer



SSD1963QL9R Datasheet(PDF) 37 Page - List of Unclassifed Manufacturers

SSD1963QL9R Datasheet(HTML) 37 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datasheet Download

Link URL