SSD1963QL9R datasheet(82/93 Pages) ETC2

82 / 93 page

Solomon Systech

Jan 2010

P 82/93

Rev 1.1

SSD1963

Table 13-5: Parallel 6800-series Interface Timing Characteristics (Use E as clock)

Symbol

Parameter

Min

Typ

Max

Unit

fMCLK

System Clock Frequency*

110

MHz

tMCLK

System Clock Period*

1/ fMCLK

tPWCSH

Control Pulse Low Width Write (next write cycle)

Write (next read cycle)

Read

1.5* tMCLK

9* tMCLK

tPWCSL

Control Pulse High Width Write

Read

1.5* tMCLK

3.5* tMCLK

tAS

Address Setup Time

tAH

Address Hold Time

tDSW

Data Setup Time

tDHW

Data Hold Time

tPLW

Write Low Time

tPHW

Write High Time

tPLWR

Read Low Time

tACC

Data Access Time

tDHR

Output Hold time

Rise Time

0.5

Fall Time

0.5

* System Clock denotes external input clock (PLL-bypass) or internal generated clock (PLL-enabled)

Figure 13-2: Parallel 6800-series Interface Timing Diagram (Use E as Clock)

D[17:0]

(WRITE)

D[17:0]

(READ)

tDHW

tACC

tDHR

Valid Data

tDSW

Valid Data

tAH

tAS

D/C

R/W

CS#

tPWCSL

tPWCSH

tPHWR / tPHW

SSD1963QL9R Datasheet(PDF) 82 Page - List of Unclassifed Manufacturers

SSD1963QL9R Datasheet(HTML) 82 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datasheet Download

Link URL