Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SAFC161PI Datasheet(PDF) 100 Page - Infineon Technologies AG

Part # SAFC161PI
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

SAFC161PI Datasheet(HTML) 100 Page - Infineon Technologies AG

Back Button SAFC161PI Datasheet HTML 96Page - Infineon Technologies AG SAFC161PI Datasheet HTML 97Page - Infineon Technologies AG SAFC161PI Datasheet HTML 98Page - Infineon Technologies AG SAFC161PI Datasheet HTML 99Page - Infineon Technologies AG SAFC161PI Datasheet HTML 100Page - Infineon Technologies AG SAFC161PI Datasheet HTML 101Page - Infineon Technologies AG SAFC161PI Datasheet HTML 102Page - Infineon Technologies AG SAFC161PI Datasheet HTML 103Page - Infineon Technologies AG SAFC161PI Datasheet HTML 104Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 400 page
background image
&3,
,QWHUUXSW DQG 7UDS )XQFWLRQV
User’s Manual
5-18
1999-08
Context Switching
An interrupt service routine usually saves all the registers it uses on the stack, and
restores them before returning. The more registers a routine uses, the more time is
wasted with saving and restoring. The C161PI allows to switch the complete bank of
CPU registers (GPRs) with a single instruction, so the service routine executes within its
own, separate context.
The instruction “SCXT CP, #New_Bank” pushes the content of the context pointer (CP)
on the system stack and loads CP with the immediate value “New_Bank”, which selects
a new register bank. The service routine may now use its “own registers”. This register
bank is preserved, when the service routine terminates, i.e. its contents are available on
the next call.
Before returning (RETI) the previous CP is simply POPped from the system stack, which
returns the registers to the original bank.
Note: The first instruction following the SCXT instruction must not use a GPR.
Resources that are used by the interrupting program must eventually be saved and
restored, e.g. the DPPs and the registers of the MUL/DIV unit.
5.5
Interrupt Response Times
The interrupt response time defines the time from an interrupt request flag of an enabled
interrupt source being set until the first instruction (I1) being fetched from the interrupt
vector location. The basic interrupt response time for the C161PI is 3 instruction cycles.
Figure 5-4
Pipeline Diagram for Interrupt Response Time
Pipeline Stage Cycle 1
Cycle 2
Cycle 3
Cycle 4
FETCH
N
N + 1
N + 2
I1
DECODE
N - 1
N
TRAP (1)
TRAP (2)
EXECUTE
N - 2
N - 1
N
TRAP
WRITEBACK
N - 3
N - 2
N - 1
N
Interrupt Response Time
1
0
IR-Flag



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com