Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SAFC161PI Datasheet(PDF) 127 Page - Infineon Technologies AG

Part # SAFC161PI
Description  16-Bit Single-Chip Microcontroller
PDF  400 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

SAFC161PI Datasheet(HTML) 127 Page - Infineon Technologies AG

Back Button SAFC161PI Datasheet HTML 123Page - Infineon Technologies AG SAFC161PI Datasheet HTML 124Page - Infineon Technologies AG SAFC161PI Datasheet HTML 125Page - Infineon Technologies AG SAFC161PI Datasheet HTML 126Page - Infineon Technologies AG SAFC161PI Datasheet HTML 127Page - Infineon Technologies AG SAFC161PI Datasheet HTML 128Page - Infineon Technologies AG SAFC161PI Datasheet HTML 129Page - Infineon Technologies AG SAFC161PI Datasheet HTML 130Page - Infineon Technologies AG SAFC161PI Datasheet HTML 131Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 127 / 400 page
background image
&3,
3DUDOOHO 3RUWV
User’s Manual
7-1
1999-08
7
Parallel Ports
In order to accept or generate single external control signals or parallel data, the C161PI
provides up to 76 parallel IO lines organized into six 8-bit IO ports (PORT0 made of P0H
and P0L, PORT1 made of P1H and P1L, Port 2, Port 6), one 15-bit IO port (Port 3), one
7-bit IO port (Port 4) and one 6-bit input port (Port 5).
These port lines may be used for general purpose Input/Output controlled via software
or may be used implicitly by the C161PI’s integrated peripherals or the External Bus
Controller.
All port lines are bit addressable, and all input/output lines are individually (bit-wise)
programmable as inputs or outputs via direction registers (except Port 5, of course). The
IO ports are true bidirectional ports which are switched to high impedance state when
configured as inputs. The output drivers of three IO ports (2, 3, 6) can be configured (pin
by pin) for push/pull operation or open-drain operation via control registers.
The logic level of a pin is clocked into the input latch once per state time, regardless
whether the port is configured for input or output.
Figure 7-1
SFRs and Pins associated with the Parallel Ports
Data Input / Output
Registers
Direction Control
Registers
Diverse Control
Registers
ODP2
E
ODP6
E
P1L
P1H
DP1L
E
DP1H
E
P0L
P0H
DP0L
E
DP0H
E
ODP3
E
P5DIDIS
P3
P4
P5
P6
P2
DP3
DP4
DP6
DP2
PDCR
E
PICON
E



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com