JS28F640J3A-150 datasheet(40/72 Pages) INTEL

40 / 72 page

256-Mbit J3 (x8/x16)

Datasheet

Table 18. Status Register Definitions

WSMS

ESS

ECLBS

PSLBS

VPENS

PSS

DPS

bit 7

bit 6

bit 5

bit 4

bit 3

bit2

bit 1

bit 0

High Z

When

Busy?

Status Register Bits

Notes

Yes

SR.7 = WRITE STATE MACHINE STATUS

1 = Ready

0 = Busy

SR.6 = ERASE SUSPEND STATUS

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = ERASE AND CLEAR LOCK-BITSSTATUS

1 = Error in Block Erasure or Clear Lock-Bits

0 = Successful Block Erase or Clear Lock-Bits

SR.4 = PROGRAM AND SET LOCK-BIT STATUS

1 = Program Error / Error in Setting Lock-Bit

0 = Successful Program/Set Block Lock Bit

SR.3 = PROGRAMMING VOLTAGE STATUS

1 = Low Programming Voltage Detected, Operation

Aborted

0 = Programming Voltage OK

SR.2 = PROGRAM SUSPEND STATUS

1 = Program suspended

0 = Program in progress/completed

SR.1 = DEVICE PROTECT STATUS

1 = Block Lock-Bit Detected, Operation Abort

0 = Unlock

SR0 = RESERVED FOR FUTURE ENHANCEMENTS

Check STS or SR.7 to determine block erase,

program, or lock-bit configuration completion.

SR[6:0] are not driven while SR.7 = “0.”

If both SR.5 and SR.4 are “1”s after a block erase or

lock-bit configuration attempt, an improper

command sequence was entered.

SR.3 does not provide a continuous programming

voltage level indication. The WSM interrogates and

indicates the programming voltage level only after

Block Erase, Program, Set Block Lock-Bit, or Clear

Block Lock-Bits command sequences.

SR.1 does not provide a continuous indication of

block lock-bit values. The WSM interrogates the

block lock-bits only after Block Erase, Program, or

Lock-Bit configuration command sequences. It

informs the system, depending on the attempted

operation, if the block lock-bit is set. Read the block

lock configuration codes using the Read Identifier

Codes command to determine block lock-bit status.

SR0 is reserved for future use and should be

masked when polling the Status Register.

Table 19. Extended Status Register Definitions

WBS

Reserved

bit 7

Bits 6 -- 0

High Z

When

Busy?

Status Register Bits

Notes

Yes

XSR.7 = WRITE BUFFER STATUS

1 = Write buffer available

0 = Write buffer not available

XSR.6–XSR0 = RESERVED FOR FUTURE

ENHANCEMENTS

After a Buffer-Write command, XSR.7 = 1 indicates

that a Write Buffer is available.

SR[6:0] are reserved for future use and should be

masked when polling the Status Register.

JS28F640J3A-150 Datasheet(PDF) 40 Page - Intel Corporation

JS28F640J3A-150 Datasheet(HTML) 40 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Datasheet Download

Link URL