Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMP47C101 Datasheet(PDF) 19 Page - Toshiba Semiconductor

Part # TMP47C101
Description  CMOS 4-bit Microcontroller
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP47C101 Datasheet(HTML) 19 Page - Toshiba Semiconductor

Back Button TMP47C101 Datasheet HTML 15Page - Toshiba Semiconductor TMP47C101 Datasheet HTML 16Page - Toshiba Semiconductor TMP47C101 Datasheet HTML 17Page - Toshiba Semiconductor TMP47C101 Datasheet HTML 18Page - Toshiba Semiconductor TMP47C101 Datasheet HTML 19Page - Toshiba Semiconductor TMP47C101 Datasheet HTML 20Page - Toshiba Semiconductor TMP47C101 Datasheet HTML 21Page - Toshiba Semiconductor TMP47C101 Datasheet HTML 22Page - Toshiba Semiconductor TMP47C101 Datasheet HTML 23Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 32 page
background image
TOSHIBA CORPORATION
19/32
TMP47C101/201
In the interrupt processing, the program counter and
flags are automatically saved or restored but the accumulator
and other registers are not. If it is necessary to save or restore
them, it must be performed by program as shown in the fol-
lowing example. To perform the multi-interrupt, the saving
RAM area never be overlapped.
Example: To save and restore the accumulator and HL
register pair.
XCH
HL, GSAV1;
RAM GSAV1
⇔ HL
XCH
A, GSAV1+2;
RAM GSAV1+2
⇔ Acc
Note. The lower 2 bits of GSAV1 should be “0’s”.
2.8.3 External Interrupt
When an external interrupt (INT1 or INT2) occurs, the interrupt
latch is set at the falling edge of the corresponding pin input
(INT1 or INT2). The external interrupt input is the hysteresis
type, each of high and low level time requires 2 or more
instruction cycles for a correct interrupt operation.
The INT1 interrupt cannot be disabled by the EIR, so that
it is always accepted in the interrupt enable state (EIF=”1”).
Therefore, INT1 is used for an interrupt with high priority such
as an emergency interrupt. When HOLD (INT1) pin is used for
the I/O port, the INT1 interrupt occurs at the falling edge of the
pin input, so that the interrupt return [RET1] instruction must
be stored at the interrupt entry address to perform dummy in-
terrupt processing.
2.9 Reset Function
When the RESET pin is held to the low level for three or more
instruction cycles when the power voltage is within the operat-
ing voltage range and the oscillation is stable, reset is per-
formed to initialize the internal states.
When the RESET pin input goes high, the reset is cleared
and program execution starts from address 000H. The RESET
pin is a hysteresis input with a pull-up resistor (220k typ.). Ex-
ternally attaching a capacitor and a diode implement a simpli-
fied power-on-reset operation
Figure 2-23. Simplified Power-On-Reset
Table 2-3. Initialization of Internal States by Reset Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com