IMXRT1024IEC datasheet(71/90 Pages) NXP

71 / 90 page

Electrical characteristics

i.MX RT1024 Crossover Processors Data Sheet for Industrial Products, Rev. 0, 11/2020

NXP Semiconductors

Figure 48 shows RMII mode timings. Table 64 describes the timing parameters (M16–M21) shown in the

figure.

Figure 48. RMII mode signal timing diagram

4.8.5

Flexible Controller Area Network (FLEXCAN) AC electrical

specifications

Please refer to Section 4.3.2.1, General purpose I/O AC parameters.

4.8.6

LPUART electrical specifications

Please refer to Section 4.3.2.1, General purpose I/O AC parameters.

Table 64. RMII signal timing

Characteristic

Min.

Max.

Unit

M16

ENET_CLK pulse width high

35%

65%

ENET_CLK period

M17

ENET_CLK pulse width low

35%

65%

ENET_CLK period

M18

ENET_CLK to ENET0_TXD[1:0], ENET_TX_DATA invalid

—

M19

ENET_CLK to ENET0_TXD[1:0], ENET_TX_DATA valid

—

M20

ENET_RX_DATAD[1:0], ENET_RX_EN(ENET_RX_EN), ENET_RX_ER

to ENET_CLK setup

2—

M21

ENET_CLK to ENET_RX_DATAD[1:0], ENET_RX_EN, ENET_RX_ER

hold

2—

ENET_CLK (input)

ENET_TX_EN

M16

M17

M18

M19

M20

M21

ENET_RX_DATA[1:0]

ENET_TX_DATA (output)

ENET_RX_ER

ENET_RX_EN (input)

IMXRT1024IEC Datasheet(PDF) 71 Page - NXP Semiconductors

IMXRT1024IEC Datasheet(HTML) 71 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL