| Electronic Components Datasheet Search |
|
A6986ITR Datasheet(PDF) 9 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
A6986ITR Datasheet(HTML) 9 Page - STMicroelectronics |
|
9 / 62 page ![]() 5 Functional description The iso-buck topology based on the A6986I consists of: • Primary side, the regulation loop of the peak current mode architecture regulates the primary voltage (blue area in the image below) • A two-windings transformer (in grey) • The secondary side, which generates the isolated output voltage (in green) given the selected transformer ratio Figure 4. Iso-buck general schematic 5.1 Primary side The A6986I is based on a “peak current mode”, constant frequency control. The intersection between the error amplifier output and the sensed inductor current generates the PWM control signal to drive the power switch of the primary side, defining so the duty-cycle and regulating the primary output voltage. The device operates in forced PWM control (MLF pin to GND), allowing negative currents to flow in the synchronous MOSFET, hence transferring energy to the secondary coil during the off-time. A6986I Functional description DS13481 - Rev 2 page 9/62 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |