PIMXRT516SCVM5A datasheet(64/124 Pages) NXP

64 / 124 page

i.MX RT1160 Crossover Processors Data Sheet for Industrial Products, Rev. 0, 04/2021

NXP Semiconductors

Electrical characteristics

Figure 25. FlexSPI output timing in SDR mode

4.5.2.2.2

DDR mode

NOTE

TCSS and TCSH are configured by the FlexSPIn_FLSHAxCR1 register, the

default values are shown above. Please refer to the i.MXRT1160 Reference

Manual (IMXRT1160RM) for more details.

Figure 26. FlexSPI output timing in DDR mode

4.6

Display and graphics

The following sections provide information about display and graphic interfaces.

Table 59. FlexSPI output timing in DDR mode

Symbol

Parameter

Min

Max

Unit

Frequency of operation1

1 The actual maximum frequency supported is limited by the FlexSPIn_MCR0[RXCLKSRC] configuration used. Please refer to the FlexSPI SDR input timing

specifications.

—

166

MHz

Tck

SCK clock period (FlexSPIn_MCR0[RXCLKSRC] = 0x0)

6.0

—

TDVO

Output data valid time

—

2.2

TDHO

Output data hold time

0.8

—

TCSS

Chip select output setup time

3 x TCK / 2 - 0.7 —

TCSH

Chip select output hold time

3 x TCK / 2 + 0.8 —

T CSS

T CK

TCSH

TDVO

TDHO

TDVO

TDHO

SCK

SIO[0:7]

T CSS

T CK

TDVO

TDHO

TDVO

TDHO

TCSH

SCK

SIO[0:7]

PIMXRT516SCVM5A Datasheet(PDF) 64 Page - NXP Semiconductors

PIMXRT516SCVM5A Datasheet(HTML) 64 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL