PIMXRT516SCVP5A datasheet(61/124 Pages) NXP

61 / 124 page

Electrical characteristics

i.MX RT1160 Crossover Processors Data Sheet for Industrial Products, Rev. 0, 04/2021

NXP Semiconductors

NOTE

Timing shown is based on the memory generating read data and read strobe

on the SCK rising edge. The FlexSPI controller samples read data on the

DQS falling edge.

Figure 21. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0X3 (case A2)

NOTE

Timing shown is based on the memory generating read data on the SCK

falling edge and read strobe on the SCK rising edge. The FlexSPI controller

samples read data on a half cycle delayed DQS falling edge.

4.5.2.1.3

DDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x0, 0x1

Table 53. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A2)

Symbol

Parameter

Value

Unit

Min

Max

Frequency of operation

—

166

MHz

TSCKD - TSCKDQS

Time delta between TSCKD and TSCKDQS

-2

Table 54. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x0

Symbol

Parameter

Min

Max

Unit

Frequency of operation

—

MHz

TIS

Setup time for incoming data

8.67

—

TIH

Hold time for incoming data

—

TSCKDQS

TSCKD

SCK

SIO[0:7]

DQS

Internal Sample Clock

TSCKDQS

TSCKD

TSCKDQS

TSCKD

PIMXRT516SCVP5A Datasheet(PDF) 61 Page - NXP Semiconductors

PIMXRT516SCVP5A Datasheet(HTML) 61 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL