PIMXRT516SCVP5A datasheet(90/124 Pages) NXP

Part #	PIMXRT516SCVP5A

Description	i.MX RT1160 Crossover Processors Data Sheet for Industrial Products

PDF	124 Pages

Scroll/Zoom	100%

Manufacturer	NXP [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

90 / 124 page

i.MX RT1160 Crossover Processors Data Sheet for Industrial Products, Rev. 0, 04/2021

NXP Semiconductors

Electrical characteristics

Figure 42 depicts the timing of HS400.

Figure 43. HS400 timing

4.9.3.6

Bus operation condition for 3.3 V and 1.8 V signaling

Signaling level of SD/eMMC4.3 and eMMC4.4/4.41 modes is 3.3 V. Signaling level of

SDR104/SDR50/HS200/HS400 mode is 1.8 V.

4.9.4

Ethernet controller (ENET) AC electrical specifications

4.9.4.1

ENET MII mode timing

This subsection describes MII receive, transmit, asynchronous inputs, and serial management signal

timings.

4.9.4.1.1

MII receive signal timing (ENET_RX_DATA3,2,1,0, ENET_RX_EN,

ENET_RX_ER, and ENET_RX_CLK)

The receiver functions correctly up to an ENET_RX_CLK maximum frequency of 25 MHz + 1%. There

is no minimum frequency requirement. Additionally, the processor clock frequency must exceed twice the

ENET_RX_CLK frequency.

SD7

SD1

SD5

SD6

SCK

Output from

Strobe

Input from

uSDHC to eMMC

eMMC to uSDHC

DAT0

DAT1

DAT7

...

DAT0

DAT1

DAT7

...

SD4

SD3

SD2

PIMXRT516SCVP5A Datasheet(PDF) 90 Page - NXP Semiconductors

PIMXRT516SCVP5A Datasheet(HTML) 90 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL