Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CDCDB800 Datasheet(PDF) 18 Page - Texas Instruments

Click here to check the latest version.
Part # CDCDB800
Description  CDCDB800 DB800ZL-Compliant 8-Output Clock Buffer for PCIe Gen 1 to Gen 5
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CDCDB800 Datasheet(HTML) 18 Page - Texas Instruments

Back Button CDCDB800 Datasheet HTML 14Page - Texas Instruments CDCDB800 Datasheet HTML 15Page - Texas Instruments CDCDB800 Datasheet HTML 16Page - Texas Instruments CDCDB800 Datasheet HTML 17Page - Texas Instruments CDCDB800 Datasheet HTML 18Page - Texas Instruments CDCDB800 Datasheet HTML 19Page - Texas Instruments CDCDB800 Datasheet HTML 20Page - Texas Instruments CDCDB800 Datasheet HTML 21Page - Texas Instruments CDCDB800 Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 31 page
background image
The OERDBK register contains bits that report the current state of the OE[7:0]# input pins.
Table 8-8. OERDBK Register Field Descriptions
Bit
Field
Type
Reset
Description
7
RB_OE7
R
0h
This bit reports the logic level present on the OE7# pin.
6
RB_OE6
R
0h
This bit reports the logic level present on the OE6# pin.
5
RB_OE5
R
0h
This bit reports the logic level present on the OE5# pin.
4
RB_OE4
R
0h
This bit reports the logic level present on the OE4# pin.
3
RB_OE3
R
0h
This bit reports the logic level present on the OE3# pin.
2
RB_OE2
R
0h
This bit reports the logic level present on the OE2# pin.
1
RB_OE1
R
0h
This bit reports the logic level present on the OE1# pin.
0
RB_OE0
R
0h
This bit reports the logic level present on the OE0# pin.
8.6.1.5 RCR2 Register (Address = 4h) [reset = 0h]
RCR2 is shown in RCR2 Register Field Descriptions.
Return to the Summary Table.
The RCR2 register contains reserved bits.
Table 8-9. RCR2 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-0
Reserved
R
0h
Reserved
8.6.1.6 VDRREVID Register (Address = 5h) [reset = X]
VDRREVID is shown in Table 8-10.
Return to the Summary Table.
The VDRREVID register contains a vendor identification code and silicon revision code.
Table 8-10. VDRREVID Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
REV_ID
R
X
Silicon revision code.
Silicon revision code bits
[3:0] map to register bits
[7:4] directly.
3-0
VENDOR_ID
R
X
Vendor identification code.
Vendor ID bits
[3:0] map to register bits
[3:0] directly.
8.6.1.7 DEVID Register (Address = 6h) [reset = X]
DEVID is shown in Table 8-11.
Return to the Summary Table.
The DEVID register contains a device identification code.
Table 8-11. DEVID Register Field Descriptions
Bit
Field
Type
Reset
Description
7-0
DEV_ID
R
X
Device ID code.
Device ID bits[7:0] map to register bits[7:0] directly.
CDCDB800
SNAS818 – JULY 2021
www.ti.com
18
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: CDCDB800



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com