IMX6SDLCEC datasheet(37/169 Pages) NXP

Part #	IMX6SDLCEC

Description	i.MX 6Solo/6DualLite Applications Processors for Consumer Products

PDF	169 Pages

Scroll/Zoom	100%

Manufacturer	NXP [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

37 / 169 page

Electrical Characteristics

i.MX 6Solo/6DualLite Applications Processors for Consumer Products, Rev. 9, 11/2018

NXP Semiconductors

4.4.3

Ethernet PLL

4.4.4

480 MHz PLL

4.4.5

MLB PLL

The MediaLB PLL is necessary in the MediaLB 6-Pin implementation to phase align the internal and

external clock edges, effectively tuning out the delay of the differential clock receiver and is also

responsible for generating the higher speed internal clock, when the internal-to-external clock ratio is

not 1:1.

Reference clock

24 MHz

Lock time

<11250 reference cycles

Table 17. Ethernet PLL’s Electrical Parameters

Parameter

Value

Clock output range

500 MHz

Reference clock

24 MHz

Lock time

<11250 reference cycles

Table 18. 480 MHz PLL’s Electrical Parameters

Parameter

Value

Clock output range

480 MHz PLL output

Reference clock

24 MHz

Lock time

<383 reference cycles

Table 19. MLB PLL’s Electrical Parameters

Parameter

Value

Lock time

<1 ms

Table 16. 528 MHz PLL’s Electrical Parameters (continued)

Parameter

Value

IMX6SDLCEC Datasheet(PDF) 37 Page - NXP Semiconductors

IMX6SDLCEC Datasheet(HTML) 37 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL