Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

ADE9153A Datasheet(PDF) 41 Page - Analog Devices

Part # ADE9153A
Description  Energy Metering IC with Autocalibration
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADE9153A Datasheet(HTML) 41 Page - Analog Devices

Back Button ADE9153A Datasheet HTML 37Page - Analog Devices ADE9153A Datasheet HTML 38Page - Analog Devices ADE9153A Datasheet HTML 39Page - Analog Devices ADE9153A Datasheet HTML 40Page - Analog Devices ADE9153A Datasheet HTML 41Page - Analog Devices ADE9153A Datasheet HTML 42Page - Analog Devices ADE9153A Datasheet HTML 43Page - Analog Devices ADE9153A Datasheet HTML 44Page - Analog Devices ADE9153A Datasheet HTML 45Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 50 page
background image
Data Sheet
ADE9153A
Rev. 0 | Page 41 of 50
Addr.
Name
Bits
Bit Name
Settings
Description
Reset
Access
19
ZXAI
Set this bit to enable an
interrupt when a zero
crossing is detected on
Current Channel A.
0x0
R/W
18
Reserved
Reserved.
0x0
R
17
ZXAV
Set this bit to enable an
interrupt when a zero
crossing is detected on the
voltage channel.
0x0
R/W
16
Reserved
Reserved.
0x0
R
15
FVARNL
Set this bit to enable an
interrupt when fundamental
reactive energy enters or
exits the no load condition.
0x0
R/W
14
VANL
Set this bit to enable an
interrupt when total
apparent energy enters or
exits the no load condition.
0x0
R/W
13
WATTNL
Set this bit to enable an
interrupt when the total
active energy enters or exits
the no load condition.
0x0
R/W
12
TEMP_RDY
Set this bit to enable an
interrupt when there is a
new temperature reading
ready from the temperature
sensor.
0x0
R/W
11
RMS_OC_RDY
Set this bit to enable an
interrupt when the RMS_OC
values update.
0x0
R/W
10
PWRRDY
Set this bit to enable an
interrupt when the power
value in the AWATT_ACC,
AVA_ACC, and AFVAR_ACC
registers update after
PWR_TIME 4 kSPS samples.
0x0
R/W
9
DREADY
Set this bit to enable an
interrupt when new
waveform samples are ready.
0x0
R/W
8
EGYRDY
Set this bit to enable an
interrupt when the power
values in the AWATTHR,
AVAHR, and AFVARHR
registers update, after
EGY_TIME 4 kSPS samples or
line cycles, depending on
the EGY_TMR_MODE bit in
the EP_CFG register.
0x0
R/W
7
CF2
Set this bit to enable and
interrupt when the CF2
pulse is issued, when the
CF2 pin goes from a high to
low state.
0x0
R/W
6
CF1
Set this bit to enable and
interrupt when the CF1
pulse is issued, when the
CF1 pin goes from a high to
low state.
0x0
R/W
5
REVPCF2
Set this bit to enabled an
interrupt when the CF2
polarity changed sign.
0x0
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com