Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

EDB8164B4PR-1DITF-R Datasheet(PDF) 68 Page - Micron Technology

Part # EDB8164B4PR-1DITF-R
Description  216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM Features
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRON [Micron Technology]
Direct Link  http://www.micron.com
Logo MICRON - Micron Technology

EDB8164B4PR-1DITF-R Datasheet(HTML) 68 Page - Micron Technology

Back Button EDB8164B4PR-1DITF-R Datasheet HTML 64Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 65Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 66Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 67Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 68Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 69Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 70Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 71Page - Micron Technology EDB8164B4PR-1DITF-R Datasheet HTML 72Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 152 page
background image
every rolling refresh window during refresh pattern transitions. The supported transi-
tion from a burst pattern to a regular distributed pattern is shown in the Supported
Transition from Repetitive REFRESH Burst figure. If this transition occurs immediately
after the burst refresh phase, all rolling tREFW intervals will meet the minimum re-
quired number of REFRESH commands.
A nonsupported transition is shown below. In this example, the regular refresh pattern
starts after the completion of the pause phase of the burst/pause refresh pattern. For
several rolling tREFW intervals, the minimum number of REFRESH commands is not
satisfied.
Understanding this pattern transition is extremely important, even when only one pat-
tern is employed. In self refresh mode, a regular distributed refresh pattern must be as-
sumed. Micron recommends entering self refresh mode immediately following the
burst phase of a burst/pause refresh pattern; upon exiting self refresh, begin with the
burst phase (see the Recommended Self Refresh Entry and Exit figure).
216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM
REFRESH Command
09005aef85eb530a
216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN
68
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2014 Micron Technology, Inc. All rights reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com