| Electronic Components Datasheet Search |
|
STA369BWS Datasheet(PDF) 71 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA369BWS Datasheet(HTML) 71 Page - STMicroelectronics |
|
71 / 92 page ![]() DocID016861 Rev 7 71/92 STA369BWS Register description 92 Figure 21. EQDRC scheme Extended postscale range Postscale is an attenuation by default. When PS48DB is set to 1, a 48-dB offset is applied to the configured word, so postscale can act as a gain too. Extended attack rate The attack rate shown in Table 66 can be extended to provide up to 8 dB/ms attack rate on both limiters. Extended biquad selector De-emphasis filter as well as bass and treble controls can be configured as user defined filters when equalization coefficients link is activated (BQL = 1) and the corresponding BQx bit is set to 1. Table 77. Bit PS48DB description PS48DB Mode 0 Postscale value is applied as defined in coefficient RAM 1 Postscale value is applied with +48-dB offset with respect to the coefficient RAM value Table 78. Bit XAR1 description XAR1 Mode 0 Limiter1 attack rate is configured using Table 66 1 Limiter1 attack rate is 8 dB/ms Table 79. Bit XAR2 description XAR2 Mode 0 Limiter2 attack rate is configured using Table 66 1 Limiter2 attack rate is 8 dB/ms |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |