Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

FXLS8964AF Datasheet(PDF) 19 Page - NXP Semiconductors

Part # FXLS8964AF
Description  3-Axis Low-g Accelerometer
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS8964AF Datasheet(HTML) 19 Page - NXP Semiconductors

Back Button FXLS8964AF Datasheet HTML 15Page - NXP Semiconductors FXLS8964AF Datasheet HTML 16Page - NXP Semiconductors FXLS8964AF Datasheet HTML 17Page - NXP Semiconductors FXLS8964AF Datasheet HTML 18Page - NXP Semiconductors FXLS8964AF Datasheet HTML 19Page - NXP Semiconductors FXLS8964AF Datasheet HTML 20Page - NXP Semiconductors FXLS8964AF Datasheet HTML 21Page - NXP Semiconductors FXLS8964AF Datasheet HTML 22Page - NXP Semiconductors FXLS8964AF Datasheet HTML 23Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 98 page
background image
NXP Semiconductors
FXLS8964AF
3-Axis Low-g Accelerometer
aaa-040843
High-Impedance
SPI_MISO
SPI_DATA
SCLK
SPI_CS_B
A6
1
2
3
4
5
6
7
8
9
10
11
12 13
14
15 16
17
18
19
20
21 22 23
24
25 26 27 28
29 30
31
32
A5 A4 A3 A2
R/W
A1 A0
X
X
X
X
X
X
X
X
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7
Figure 11. SPI multiple-byte read protocol diagram (3-wire mode)
13.5 SPI timing specifications (4-wire mode and 3-wire hardwired modes)
Table 13 and Figure 12 specify and illustrate the minimum and maximum timing
parameter values for correct SPI interface functionality when FXLS8964AF is operated
in 4-wire and 3-wire hardwired SPI modes. FXLS8964AF only supports SPI mode
00, corresponding to CPOL = 0, and CPHA = 0. In this mode, the active state of the
clock is high and the idle state is low. Data is latched on the rising edge of the clock
and propagated on the falling edge. All timing specifications shown in Table 13 were
determined under the following conditions: 10 pF capacitor and 1 kΩ pull-up resistor
present on all SPI signals, 105 °C, 1.8 V.
Specifications
Label
Description
Min.
Max.
Unit
fSCLK
SCLK frequency
0
4
MHz
tSCLK
SCLK Period
250
—
ns
tSCLKH
SCLK high time
100
—
ns
tSCLKL
SCLK low time
100
—
ns
tHZ
Hold time for SPI_MISO signal (transition
back to high-z state)
—
15
ns
tSCS
Setup time for SPI_CS_B signal
125
—
ns
tHCS
Hold time for SPI_CS_B signal
240
—
ns
tWCS
Inactive time for SPI_CS_B signal
600
—
ns
tSET
Data setup time for SPI_MOSI signal
10
—
ns
tHOLD
Data hold time for SPI_MOSI signal
10
—
ns
tDDLY
Setup time for SPI_MISO signal (transition
out of high-z state)
—
50
ns
Table 13.  Secondary timing values
FXLS8964AF
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 3.4 — 7 December 2021
19 / 98



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com