| Electronic Components Datasheet Search |
|
RZ/T2M Datasheet(PDF) 113 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RZ/T2M Datasheet(HTML) 113 Page - Renesas Technology Corp |
|
113 / 127 page ![]() tMMIIck ETH2_REFCLK ETH2_TXDm ETH2_TXEN ETH2_TXER tMMIIs tMMIIh ETH2_RXDm ETH2_RXDV ETH2_RXER tMMIId Figure 2.85 MII transmission and reception timing (MAC to MAC connection mode) (m = 0 to 3) 2.5.5.15 Serial Management Interface Timing Conditions: VOH = VCC18 × 0.5, VOL = VCC18 × 0.5, C = 30 pF (1.8 V) VOH = VCC33 × 0.5, VOL = VCC33 × 0.5, C = 30 pF (3.3 V) Table 2.40 Serial management interface timing Parameter Symbol Min. Max. Unit Reference figure MDIO MDC output cycle time GMAC_MDC, ETHSW_MDC TMDCck 80 — ns Figure 2.86 ESC_MDC 400 — ns MDIO output delay time (for MDC fall)*1 TMDIOd — 20 ns MDIO input setup time (for MDC rise) TMDIOs 18 — ns MDIO input hold time (for MDC rise) GMAC_MDC, ETHSW_MDC TMDIOh 0 — ns ESC_MDC 10 — ns Note 1. The output timing from ETHSW is based on the rising edge of MDC, and the output delay can be set in the register. RZ/T2M Datasheet 2. Electrical Characteristics R01DS0383EJ0100 Rev.1.00 Mar 22, 2022 Page 113 of 127 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |