CS43131 datasheet(8/156 Pages) CIRRUS

8 / 156 page

DS1155F1

CS43131

1.4 Electrostatic Discharge (ESD) Protection Circuitry

Fig. 1-3 provides a composite view of the ESD domains showing the ESD protection paths between each pad and the

substrate (GND), as well as the interrelations between some domains. Note that this figure represents the structure for the

internal protection devices and that additional protections can be implemented as part of the integration into the board.

Figure 1-3. Composite ESD Topology

Table 1-2 shows the individual ESD domains and lists the pins associated with each domain.

ESD-sensitive device. The CS43131 is manufactured on a CMOS process. Therefore, it is generically

susceptible to damage from excessive static voltages. Proper ESD precautions must be taken while

handling and storing this device. This device is qualified to current JEDEC ESD standards.

Table 1-2. ESD Domains

ESD Domain

Signal Name

(See * in Topology Figures for Pad)

Topology

VL/GNDD

ADR

DSDCLK/SCLK2

SCL

SDA

DSDB/LRCK2

DSDA/SDIN2

SDIN1

LRCK1

SCLK1

CLKOUT

XTI/MCLK

XTO

GNDD

Substrate

–VA

VCP_FILT+

GNDCP

VCP_FILT–

VCP

GNDA

VP/GNDCP Domain

VP/VCP_FILT– Domain

VCP_FILT+/VCP_FILT– Domain

GNDD

Substrate

CS43131 Datasheet(PDF) 8 Page - Cirrus Logic

CS43131 Datasheet(HTML) 8 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL