STM32W108HB datasheet(51/278 Pages) STMICROELECTRONICS

51 / 278 page

STM32W108HB STM32W108CC STM32W108CB STM32W108CZ

System modules

Doc ID 16252 Rev 14

51/278

6.3.5

Clock switching

The STM32W108 has two switching mechanisms for the main system clock, providing four

clock modes.

The register bit SW1 in the CLK_HSECR2 register switches between the high-frequency RC

oscillator (HSI) and the high-frequency crystal oscillator (HSE OSC) as the main system

clock (SCLK). The peripheral clock (PCLK) is always half the frequency of SCLK.

The register bit SW2 in the CLK_CPUCR register switches between PCLK and SCLK to

produce the ARM® Cortex-M3 CPU clock (FCLK). The default and preferred mode of

operation is to run the CPU at the lower PCLK frequency, 12 MHz, but the higher SCLK

frequency, 24 MHz, can be selected to give higher processing performance at the expense

of an increase in power consumption.

In addition to these modes, further automatic control is invoked by hardware when Flash

programming is enabled. To ensure accuracy of the Flash controller's timers, the FCLK

frequency is forced to 12 MHz during Flash programming and erase operations.

Table 8.

System clock modes

SW1

CLK_CPUCR

SCLK

PCLK

fCLK

Flash

Program/

Erase Inactive

Flash

Program/

Erase Active

0 (HSI)

0 (Normal CPU)

12 MHz

6 MHz

12 MHz

0 (HSI)

1 (Fast CPU)

12 MHz

6 MHz

12 MHz

1 (HSE OSC)

0 (Normal CPU)

24 MHz

12 MHz

1 (HSE OSC)

1 (Fast CPU)

24 MHz

12 MHz

24 MHz

12 MHz

STM32W108HB Datasheet(PDF) 51 Page - STMicroelectronics

STM32W108HB Datasheet(HTML) 51 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL