7 / 10 page
FS8108
the wireless IC company
Page 7
June 2001
ignored, the next 13 data bits are loaded to the 13-bit R-counter latch and the remaining 3
LSBs are used to control testing modes and should be set as follows for normal operation:
R14 = high, R15 = low, R16 = low. To disable LD output (i.e. set LD low), R14 should be
set low.
Serial input data timing waveforms are shown in Fig. 2.
Fig. 1 – Serial input data format
Fig. 2 – Serial input data timing waveforms
18-bit data for N-counter
13-bit data for R-counter
ignored
t
SU1
t
SU2
t
HOLD
DATA
CLK
LE
DATA
CLK
LE
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16 17
1
18 19
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
