| Electronic Components Datasheet Search |
|
EM6821 Datasheet(PDF) 48 Page - EM Microelectronic - MARIN SA |
|
|
|||||||||||||||||||||||||||||
EM6821 Datasheet(HTML) 48 Page - EM Microelectronic - MARIN SA |
|
48 / 68 page ![]() R EM6821 Copyright © 2005, EM Microelectronic-Marin SA 48 www.emmicroelectronic.com 14.3 Free Segment Allocation Each Segment (SEG[20:1]) terminal outputs the time multiplexed information from its 4 Segment data latches. Information stored in latch 1 is output during phase1, latch 2 during phase 2, latch 3 during phase 3 and latch 4 during phase 4. In the case of 3 to 1 multiplexing the phase 4 and the latch 4 are not used. This phase information on the segment outputs together with the common outputs (COM[4:1]) - also called back-planes - defines if a given LCD segment is light or not. COM[1] is on during phase 1 and off during phase 2,3,4 , COM[2] is on during phase 2 and off during phase 1,3,4 , etc. For each segment data latch the address location within the LCD address spacing (LCD_3 + Index(8), LCD_2 + Index(16), LCD_1 + Index(16) --> LCDAdr[39:0]) can be user defined. For each segment data latch the data bus connection (DB[3:0]) can be user defined. Table 14.3.1 Default LCD Configuration Segment outputs COM[1] = phase1 COM[2] = phase2 COM[3] = phase3 COM[4] = phase4 SEG[1] DB[0], LCDAdr[0] DB[1], LCDAdr[0] DB[2], LCDAdr[0] DB[3], LCDAdr[0] SEG[2] DB[0], LCDAdr[1] DB[1], LCDAdr[1] DB[2], LCDAdr[1] DB[3], LCDAdr[1] SEG[3] DB[0], LCDAdr[2] DB[1], LCDAdr[2] DB[2], LCDAdr[2] DB[3], LCDAdr[2] ... ... ... ... ... SEG[18] DB[0], LCDAdr[18] DB[1], LCDAdr[18] DB[2], LCDAdr[18] DB[3], LCDAdr[18] SEG[19] DB[0], LCDAdr[19] DB[1], LCDAdr[19] DB[2], LCDAdr[19] DB[3], LCDAdr[19] SEG[20] DB[0], LCDAdr[20] DB[1], LCDAdr[20] DB[2], LCDAdr[20] DB[3], LCDAdr[20] 14.4 LCD Registers Table 14.4.1 Register RegLcdCntl1 Bit Name Reset R/W Description 3 StrobeOutSel1 POR to ‘0’ R/W Strobe output select 2 StrobeOutSel0 POR to ‘0’ R/W Strobe output select 1 CkTripSel1 0 R/W LCD multiplier clock select 0 CkTripSel0 0 R/W LCD multiplier clock select StrobeOutSel1,0 is reset by initial power on only. Table 14.4.2 Multiplier Clock Frequency Select CkTripSel0 CkTripSel1 Multiplier Clock on 32 KHz operation 0 0 Ck[10] 512 Hz 1 0 Ck[9] 256 Hz 0 1 Ck[8] 128 Hz 1 1 Ck[7] 64 Hz Table 14.4.3 Register LcdCntl2 Bit Name Reset R/W Description 3 LCDBlank 1 R/W LCD Segment outputs off 2 LCDOff 1 R/W LCD off (multiplier off) 1 LCD4Mux 1 R/W 4 : 1 multiplexed 0 LCDExtSupply POR to ‘0’ R/W External supply for VL1, VL2 and VL3 LCDExtSupply is reset to ‘0’ by POR only. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |