| Electronic Components Datasheet Search |
|
HC705RC16GRS/D Datasheet(PDF) 110 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705RC16GRS/D Datasheet(HTML) 110 Page - NXP Semiconductors |
|
110 / 120 page ![]() Electrical Specifications General Release Specification MC68HC705RC16 — Rev. 3.0 Electrical Specifications 12.6 DC Electrical Characteristics (5.0 Vdc) Characteristic Symbol Min Typ Max Unit Output Voltage I LOAD = 10.0 µA I LOAD = -10.0 µA V OL V OH — V DD– 0.1 — — 0.1 — V Output High Voltage (I LOAD –2.0 mA) Port A, Port B, Port C (1–7) (I LOAD –15 mA) IRO (I LOAD –4.0 mA) Port C (Bit 0) V OH V DD –0.8 V DD –0.7 V DD –0.8 V DD –0.2 V DD –0.2 V DD –0.2 — — — V Output Low Voltage (I LOAD = 3.0 mA) Port A, Port B, Port C (1–7) (I LOAD = 25.0 mA) IRO (I LOAD = 20.0 mA) Port C (Bit 0) V OL — — — 0.2 0.2 0.2 0.4 0.8 0.4 V Input High Voltage Port A, Port B, Port C, IRQ, RESET, LPRST, OSC1 V IH 0.7xV DD —V DD V Input Low Voltage Port A, Port B, Port C, IRQ, RESET, LPRST, OSC1 V IL V SS — 0.2 x V DD V EPROM Programming Voltage V 14.5 — 15.5 V Supply Current (see Notes) Run Wait Stop 25 oC 0 to +70 oC I DD — — — — 3.8 0.5 03 0.3 5.0 1.2 15 30 mA mA µA µA I/O Ports Hi-Z Leakage Current Port A, Port B, Port C I OZ –10 — 10 µA Input Current RESET, LPRST, IRQ, OSC1 PB0–PB7 with Pullups Enabled (VIN = 0.2 x VDD) 8 PB0–PB7 with Pullups Enabled (VIN = 0.7 x VDD) I IN –1 –100 –50 — –330 –120 1 –700 –300 µA Capacitance Ports (as Input or Output) RESET, LPRST, IRQ C OUT C INT — — — — 12 8 pF NOTES: 1. VDD = 5.0 Vdc ± 10%, VSS = 0 Vdc, TA = 0 °C to +70 °C, unless otherwise noted 2. Typical values at midpoint of voltage range, 25 °C, only represent average measurements 3. Wait IDD: only core timer active 4. Run (Operating) IDD, wait IDD: Measured using external square wave clock source (fOsc = 4.2 MHz); all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; CL = 20 pF on OSC2 5. Wait, Stop IDD: port A and port C configured as inputs, port B configured as outputs. VIL = 0.2 V, VIH = VDD –0.2 V 6. Stop IDD is measured with OSC1 = VSS. 7. Wait IDD is affected linearly by the OSC2 capacitance. 8. Pullups are designed to be capable of pulling to VIH within 1 µs for a 100 pF, 4-kΩ load Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |